Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

ADS8699IPWR Datasheet(PDF) 46 Page - Texas Instruments

Part # ADS8699IPWR
Description  ADS869x 18-Bit, High-Speed, Single-Supply, SAR ADC Data Acquisition System With Programmable, Bipolar Input Ranges
PDF  74 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI2 [Texas Instruments]
Direct Link  https://www.ti.com
Logo TI2 - Texas Instruments

ADS8699IPWR Datasheet(HTML) 46 Page - Texas Instruments

Back Button ADS8699IPWR Datasheet HTML 42Page - Texas Instruments ADS8699IPWR Datasheet HTML 43Page - Texas Instruments ADS8699IPWR Datasheet HTML 44Page - Texas Instruments ADS8699IPWR Datasheet HTML 45Page - Texas Instruments ADS8699IPWR Datasheet HTML 46Page - Texas Instruments ADS8699IPWR Datasheet HTML 47Page - Texas Instruments ADS8699IPWR Datasheet HTML 48Page - Texas Instruments ADS8699IPWR Datasheet HTML 49Page - Texas Instruments ADS8699IPWR Datasheet HTML 50Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 46 / 74 page
background image
SCLK
SDO-0
M
M-1
M-2
L+1
L
RVS
CPOL = 0
CPOL = 1
CONVST/CS
Figure 7-28. Standard SPI Timing Protocol
(CPHA = 0, Single SDO-x)
SCLK
SDO-0
0
M
M-1
L+1
L
RVS
CPOL = 0
CPOL = 1
CONVST/CS
Figure 7-29. Standard SPI Timing Protocol
(CPHA = 1, Single SDO-x)
7.5.4.2.2 Legacy, SPI-Compatible (SYS-xy-S) Protocols With Dual SDO-x
The device provides an option to increase the SDO-x bus width from one bit (default, single SDO-x) to two bits
(dual SDO-x) when operating with any of the data transfer protocols. In order to operate the device in dual SDO
mode, the SDO1_CONFIG[1:0] bits in the SDO_CTL_REG register must be set to 11b. In this mode, the
ALARM/SDO-1/GPO pin functions as SDO-1.
In dual SDO mode, two bits of data are launched on the two SDO-x pins (SDO-0 and SDO-1) on every SCLK
launch edge, as shown in Figure 7-30 and Figure 7-31.
SCLK
SDO-1
M
M-2
M-4
L+3
L+1
RVS
CPOL = 0
CPOL = 1
CONVST/CS
SDO-0
M-1
M-3
M-5
L+2
L
Figure 7-30. Standard SPI Timing Protocol
(CPHA = 0, Dual SDO-x)
SCLK
SDO-1
0
M
M-2
L+3
L+1
RVS
CPOL = 0
CPOL = 1
CONVST/CS
0
M-1
M-1
L+2
L
SDO-0
Figure 7-31. Standard SPI Timing Protocol
(CPHA = 1, Dual SDO-x)
Note
For any particular SPI protocol, the device follows the same timing specifications for single and dual
SDO modes. The only difference is that the device requires half as many SCLK cycles to output the
same number of bits when in single SDO mode, thus reducing the minimum required SCLK frequency
for a certain sampling rate of the ADC.
ADS8691, ADS8695, ADS8699
SBAS777B – DECEMBER 2016 – REVISED MARCH 2021
www.ti.com
46
Submit Document Feedback
Copyright © 2021 Texas Instruments Incorporated
Product Folder Links: ADS8691 ADS8695 ADS8699



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com