| Electronic Components Datasheet Search |
|
S25FS256S Datasheet(PDF) 28 Page - SPANSION |
|
|
|||||||||||||||||||||||||||||
S25FS256S Datasheet(HTML) 28 Page - SPANSION |
|
28 / 154 page ![]() 28 S25FS-S Family S25FS-S_00_04 November 6, 2013 Data Sheet (Pre limin ar y) 4.3 Interface States This section describes the input and output signal levels as related to the SPI interface behavior. Legend Z = No driver - floating signal HL = Host driving VIL HH = Host driving VIH HV = Either HL or HH X = HL or HH or Z HT = Toggling between HL and HH ML = Memory driving VIL MH = Memory driving VIH MV = Either ML or MH 4.3.1 Power-Off When the core supply voltage is at or below the VDD (Low) voltage, the device is considered to be powered off. The device does not react to external signals, and is prevented from performing any program or erase operation. 4.3.2 Low-Power Hardware Data Protection When VDD is less than VDD (Cut-off) the memory device will ignore commands to ensure that program and erase operations can not start when the core supply voltage is out of the operating range. Table 4.1 Interface States Summary Interface State VDD SCK CS# IO3 / RESET# WP# / IO2 SO / IO1 SI / IO0 Power-Off <VDD (low) X X X X Z X Low-Power Hardware Data Protection <VDD (cut-off) X X X X Z X Power-On (Cold) Reset ≥V DD (min) X HH X X Z X Hardware (Warm) Reset Non-Quad Mode ≥V DD (min) X X HL X Z X Hardware (Warm) Reset Quad Mode ≥V DD (min) X HH HL X Z X Interface Standby ≥V DD (min) X HH X X Z X Instruction Cycle (Legacy SPI) ≥V DD (min) HT HL HH HV Z HV Single Input Cycle Host to Memory Transfer ≥V DD (min) HT HL HH X Z HV Single Latency (Dummy) Cycle ≥V DD (min) HT HL HH X Z X Single Output Cycle Memory to Host Transfer ≥V DD (min) HT HL HH X MV X Dual Input Cycle Host to Memory Transfer ≥V DD (min) HT HL HH X HV HV Dual Latency (Dummy) Cycle ≥V DD (min) HT HL HH X X X Dual Output Cycle Memory to Host Transfer ≥V DD (min) HT HL HH X MV MV Quad Input Cycle Host to Memory Transfer ≥V DD (min) HT HL HV HV HV HV Quad Latency (Dummy) Cycle ≥V DD (min) HT HL XXXX Quad Output Cycle Memory to Host Transfer ≥V DD (min) HT HL MV MV MV MV DDR Quad Input Cycle Host to Memory Transfer ≥V DD (min) HT HL HV HV HV HV DDR Latency (Dummy) Cycle ≥V DD (min) HT HL MV or Z MV or Z MV or Z MV or Z DDR Quad Output Cycle Memory to Host Transfer ≥V DD (min) HT HL MV MV MV MV |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |