HD64F2145 datasheet(267/829 Pages) RENESAS

267 / 829 page

Rev. 2.0, 08/02, page 227 of 788

Section 10 14-Bit PWM Timer (PWMX)

This LSI has an on-chip 14-bit pulse-width modulator (PWM) timer with two output channels. It

can be connected to an external low-pass filter to operate as a 14-bit D/A converter.

10.1

Features

• Division of pulse into multiple base cycles to reduce ripple

• Two resolution settings

The resolution can be set equal to one or two system clock cycles.

• Two base cycle settings

The base cycle can be set equal to T

× 64 or T × 256, where T is the resolution.

• Four operating speeds

• Four operation clocks (by combination of two resolution settings and two base cycle settings)

Figure 10.1 shows a block diagram of the PWM (D/A) module.

Select clock

Bus interface

Clock

Internal data bus

Comparator A

Comparator B

DADRA

DADRB

PWX1

Internal clock

Ø/2

PWX0

Fine–adjustment pulse addition

Legend

DACR

DADRA

DADRB

DACNT

: PWM D/A control register

: PWM D/A data register A

: PWM D/A data register B

: PWM D/A counter

DACNT

DACR

Control

logic

Base cycle compare match A

Base cycle compare match B

Base cycle overflow

Module data bus

Figure 10.1 PWM (D/A) Block Diagram

PWM1411A_010020020700

HD64F2145 Datasheet(PDF) 267 Page - Renesas Technology Corp

HD64F2145 Datasheet(HTML) 267 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL