Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

Preview PDF HTML

DSPIC33EP128GS708 Datasheet(PDF) 279 Page - Microchip Technology

Part # DSPIC33EP128GS708
Description  16-Bit Digital Signal Controllers for Digital Power Applications with Interconnected High-Speed PWM, ADC, PGA and Comparators
PDF  484 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MICROCHIP [Microchip Technology]
Direct Link  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

DSPIC33EP128GS708 Datasheet(HTML) 279 Page - Microchip Technology

Back Button DSPIC33EP128GS708 Datasheet HTML 275Page - Microchip Technology DSPIC33EP128GS708 Datasheet HTML 276Page - Microchip Technology DSPIC33EP128GS708 Datasheet HTML 277Page - Microchip Technology DSPIC33EP128GS708 Datasheet HTML 278Page - Microchip Technology DSPIC33EP128GS708 Datasheet HTML 279Page - Microchip Technology DSPIC33EP128GS708 Datasheet HTML 280Page - Microchip Technology DSPIC33EP128GS708 Datasheet HTML 281Page - Microchip Technology DSPIC33EP128GS708 Datasheet HTML 282Page - Microchip Technology DSPIC33EP128GS708 Datasheet HTML 283Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 279 / 484 page
background image
 2016-2018 Microchip Technology Inc.
DS70005258C-page 279
dsPIC33EPXXXGS70X/80X FAMILY
FIGURE 22-2:
DEDICATED ADC CORES 0 TO 3 BLOCK DIAGRAM
FIGURE 22-3:
SHARED ADC CORE BLOCK DIAGRAM
Note 1: The DIFFx bit for the corresponding positive input channel must be set in order to use the negative differential input.
Sample-
and-Hold
12-Bit SAR
ADC
Selection
(DIFFx)(1)
Positive Input
Alternate
Positive Input
AVSS
+
–
ADC Core
Clock Divider
Reference
Output Data
Clock
Trigger Stops
Sampling
Negative Input
Negative Input
PGAx
Positive Input
Selection
(CxCHS<1:0>)
(ADCS<6:0> bits)
Shared
Sample-
and-Hold
AN4
AN21
+
Analog Channel Number
from Current Trigger
12-Bit
SAR
ADC Core
Clock Divider
Reference
Clock
Output Data
Sampling Time
(SHRADC<6:0> bits)
ADC
SHRSAMC<9:0>
Selection
(DIFFx)(1)
AVSS
–
AN9(1)
Negative Input
Note 1: Differential-mode conversion is not available for the shared ADC core in dsPIC33EPXXGS70X/80X
devices. For all other devices, the DIFFx bit for the corresponding positive input channel must be set to use
AN9 as the negative differential input.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com