DLPA2005 datasheet(33/60 Pages) TI

33 / 60 page

DMD_LS_RDATA

DMD_LS_CLK

DMD_HS_WDATA_B_N

DMD_HS_WDATA_B_P

DMD_HS_WDATA_C_N

DMD_HS_WDATA_C_P

High Speed sub-LVDS DDR Interface

DMD_HS_WDATA_D_N

DMD_HS_WDATA_D_P

DMD_HS_CLK_N

DMD_HS_CLK_P

DMD_HS_WDATA_E_N

DMD_HS_WDATA_E_P

DMD_HS_WDATA_F_N

DMD_HS_WDATA_F_P

DMD_HS_WDATA_G_N

DMD_HS_WDATA_G_P

DMD_HS_WDATA_H_N

DMD_HS_WDATA_H_P

DMD_HS_WDATA_A_N

DMD_HS_WDATA_A_P

Sub-LVDS-DMD

(Example DMD)

Low Speed SDR Interface (120 MHz)

DLPC1438

DMD_LS_WDATA

DMD_DEN_ARSTZ

Figure 7-2. DLP300S/DLP301S DMD Interface Example

The sub-LVDS high-speed interface waveform quality and timing on the DLPC1438 controller depends on the

total length of the interconnect system, the spacing between traces, the characteristic impedance, etch losses,

and how well matched the lengths are across the interface. Thus, ensuring positive timing margin requires

attention to many factors.

In an attempt to minimize the signal integrity analysis that would otherwise be required, the DMD Control

and Sub-LVDS Signals layout section is provided as a reference of an interconnect system that satisfy both

waveform quality and timing requirements (accounting for both PCB routing mismatch and PCB signal integrity).

Variation from these recommendations may also work, but should be confirmed with PCB signal integrity

analysis or lab measurements.

www.ti.com

DLPC1438

DLPS216A – JULY 2021 – REVISED AUGUST 2021

Submit Document Feedback

Product Folder Links: DLPC1438

DLPA2005 Datasheet(PDF) 33 Page - Texas Instruments

DLPA2005 Datasheet(HTML) 33 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60

Datasheet Download

Link URL