Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

DLPA2005 Datasheet(PDF) 6 Page - Texas Instruments

Click here to check the latest version.
Part # DLPA2005
Description  DLPC1438 Digital Controller for TI DLP짰 3D Printers
PDF  60 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

DLPA2005 Datasheet(HTML) 6 Page - Texas Instruments

Back Button DLPA2005 Datasheet HTML 2Page - Texas Instruments DLPA2005 Datasheet HTML 3Page - Texas Instruments DLPA2005 Datasheet HTML 4Page - Texas Instruments DLPA2005 Datasheet HTML 5Page - Texas Instruments DLPA2005 Datasheet HTML 6Page - Texas Instruments DLPA2005 Datasheet HTML 7Page - Texas Instruments DLPA2005 Datasheet HTML 8Page - Texas Instruments DLPA2005 Datasheet HTML 9Page - Texas Instruments DLPA2005 Datasheet HTML 10Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 60 page
background image
Table 5-3. DSI Input Data and Clock
PIN
I/O
Type(1)
DESCRIPTION
NAME
NO.
DCLKN
DCLKP
E2
E1
---
---
unused; Leave unconnected and floating.
DD0N
DD0P
DD1N
DD1P
DD2N
DD2P
DD3N
DD3P
G2
G1
F2
F1
D2
D1
C2
C1
---
---
unused; Leave unconnected and floating.
RREF
F3
—
---
Leave this pin unconnected and floating.
(1)
See Table 5-10 for type definitions.
Table 5-4. DMD Reset and Bias Control
PIN
I/O
TYPE(1)
DESCRIPTION
NAME
NO.
DMD_DEN_ARSTZ
B1
O
2
DMD driver enable (active high). DMD reset (active low). When
corresponding I/O power is supplied, the controller drives this signal low
after the DMD is parked and before power is removed from the DMD. If
the 1.8-V power to the DLPC1438 is independent of the 1.8-V power to the
DMD, then TI recommends including a weak, external pulldown resistor to
hold the signal low in case DLPC1438 power is inactive while DMD power
is applied.
DMD_LS_CLK
A1
O
3
DMD, low speed (LS) interface clock
DMD_LS_WDATA
A2
O
3
DMD, low speed (LS) serial write data
DMD_LS_RDATA
B2
I
6
DMD, low speed (LS) serial read data
(1)
See Table 5-10 for type definitions.
Table 5-5. DMD Sub-LVDS Interface
PIN
I/O
TYPE(1)
DESCRIPTION
NAME
NO.
DMD_HS_CLK_P
DMD_HS_CLK_N
A7
B7
O
4
DMD high speed (HS) interface clock
DMD_HS_WDATA_H_P
DMD_HS_WDATA_H_N
DMD_HS_WDATA_G_P
DMD_HS_WDATA_G_N
DMD_HS_WDATA_F_P
DMD_HS_WDATA_F_N
DMD_HS_WDATA_E_P
DMD_HS_WDATA_E_N
DMD_HS_WDATA_D_P
DMD_HS_WDATA_D_N
DMD_HS_WDATA_C_P
DMD_HS_WDATA_C_N
DMD_HS_WDATA_B_P
DMD_HS_WDATA_B_N
DMD_HS_WDATA_A_P
DMD_HS_WDATA_A_N
A3
B3
A4
B4
A5
B5
A6
B6
A8
B8
A9
B9
A10
B10
A11
B11
O
4
DMD sub-LVDS high speed (HS) interface write data lanes. The true
numbering and application of the DMD_HS_WDATA pins depend on the
software configuration. See Table 7-9.
(1)
See Table 5-10 for type definitions.
DLPC1438
DLPS216A – JULY 2021 – REVISED AUGUST 2021
www.ti.com
6
Submit Document Feedback
Copyright © 2021 Texas Instruments Incorporated
Product Folder Links: DLPC1438



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com