Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

CS48L32 Datasheet(PDF) 52 Page - Cirrus Logic

Part # CS48L32
Description  Low-Power Audio DSP with Microphone Interface
PDF  192 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CIRRUS [Cirrus Logic]
Direct Link  http://www.cirrus.com
Logo CIRRUS - Cirrus Logic

CS48L32 Datasheet(HTML) 52 Page - Cirrus Logic

Back Button CS48L32 Datasheet HTML 48Page - Cirrus Logic CS48L32 Datasheet HTML 49Page - Cirrus Logic CS48L32 Datasheet HTML 50Page - Cirrus Logic CS48L32 Datasheet HTML 51Page - Cirrus Logic CS48L32 Datasheet HTML 52Page - Cirrus Logic CS48L32 Datasheet HTML 53Page - Cirrus Logic CS48L32 Datasheet HTML 54Page - Cirrus Logic CS48L32 Datasheet HTML 55Page - Cirrus Logic CS48L32 Datasheet HTML 56Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 52 / 192 page
background image
52
Cirrus Logic
DS1219F4
CS48L32
4.3 Digital Core
The following description of the DRC is applicable to each DRC. The associated control fields are described in Table 4-15
and Table 4-16 for DRC1 and DRC2 respectively.
4.3.5.1
DRC Compression, Expansion, and Limiting
The DRC supports two different compression regions, separated by a knee at a specific input amplitude (shown as Knee 1
in Fig. 4-20). In the region above the knee, the compression slope DRCn_HI_COMP applies; in the region below the knee,
the compression slope DRCn_LO_COMP applies. Note that n identifies the applicable DRC 1 or 2.
The DRC also supports a noise-gate region, where low-level input signals are heavily attenuated. This function can be
enabled or disabled according to the application requirements. The DRC response in this region is defined by the
expansion slope DRCn_NG_EXP.
For additional attenuation of signals in the noise-gate region, an additional knee can be defined (shown as Knee 2 in
Fig. 4-20). If this knee is enabled, there is an infinitely steep drop-off in the DRC response pattern between the DRCn_
LO_COMP and DRCn_NG_EXP regions.
The overall DRC compression characteristic in steady state (i.e., where the input amplitude is near constant) is shown in
Fig. 4-20.
Figure 4-20. DRC Response Characteristic
Table 4-13. DRC Enable
Register Address
Bit
Label
Default
Description
R43776 (0xAB00)
DRC1_CONTROL1
1
DRC1L_EN
0
DRC1 (left) enable
0 = Disabled
1 = Enabled
0
DRC1R_EN
0
DRC1 (right) enable
0 = Disabled
1 = Enabled
R43796 (0xAB14)
DRC2_CONTROL1
1
DRC2L_EN
0
DRC2 (left) enable
0 = Disabled
1 = Enabled
0
DRC2R_EN
0
DRC2 (right) enable
0 = Disabled
1 = Enabled
DRCn_KNEE1_IP
(Y0)
0dB
DRCn Input Amplitude (dB)
DRCn Output Amplitude (dB)
DRCn_KNEE1_OP
Knee 1
Knee 2
DRCn_KNEE2_IP
DRCn_KNEE2_OP



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com