Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

68HC705BD7 Datasheet(PDF) 60 Page - Freescale Semiconductor, Inc

Part # 68HC705BD7
Description  SPECIFICATION REV 2.0 (General Release)
PDF  85 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

68HC705BD7 Datasheet(HTML) 60 Page - Freescale Semiconductor, Inc

Back Button 68HC705BD7 Datasheet HTML 56Page - Freescale Semiconductor, Inc 68HC705BD7 Datasheet HTML 57Page - Freescale Semiconductor, Inc 68HC705BD7 Datasheet HTML 58Page - Freescale Semiconductor, Inc 68HC705BD7 Datasheet HTML 59Page - Freescale Semiconductor, Inc 68HC705BD7 Datasheet HTML 60Page - Freescale Semiconductor, Inc 68HC705BD7 Datasheet HTML 61Page - Freescale Semiconductor, Inc 68HC705BD7 Datasheet HTML 62Page - Freescale Semiconductor, Inc 68HC705BD7 Datasheet HTML 63Page - Freescale Semiconductor, Inc 68HC705BD7 Datasheet HTML 64Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 60 / 85 page
background image
SECTION 10: SYNC PROCESSOR
Page 50
GENERAL RELEASE SPECIFICATION
MC68HC05BD7 Rev. 2.0
corresponding polarity control bits, bit 3 and bit 2 of register $0C, can change the polarity
of HSYNO/VSYNO outputs. The result HSYNO and VSYNO outputs can vary while the
setting in SPCSR and SPIOCR register is different. If the COMP bit in SPCSR register is
set, the incoming composite Sync signal will be the HSYNO output and the extracted
VSYNC with 6~7us delay will be the VSYNC output. When the SOUT bit in SPIOCR
register is set, the internal free-running 55.556KHz with 2us pulse will be the HSYNO
output and the other free-running 72.34Hz with 108us pulse will be the VSYNO output.
10.2.4
CLAMP Pulse Output
The logic will generate a 0.5us - 0.75us pulse at either the leading edge or the trailing edge
which is specified by the BPOR bit in the SPIOCR register. See Figure 10-1 for its detail
timing relation. One control bit to invert the output polarity of CLAMP pulse is located at bit
5 of SPIOCR.
Figure 10-1: CLAMP output waveform
HSYNC
(HPOL=1)
CLAMP
(BPOR=0)
CLAMP
(BPOR=1)
HSYNC
(HPOL=0)
CLAMP
(BPOR=0)
CLAMP
(BPOR=1)
0.5-0.75us
0.5-0.75us
0.5-0.75us
0.5-0.75us
0.5-0.75us
0.5-0.75us
0.5-0.75us
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com