Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

68HC705BD7 Datasheet(PDF) 73 Page - Freescale Semiconductor, Inc

Part # 68HC705BD7
Description  SPECIFICATION REV 2.0 (General Release)
PDF  85 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

68HC705BD7 Datasheet(HTML) 73 Page - Freescale Semiconductor, Inc

Back Button 68HC705BD7 Datasheet HTML 69Page - Freescale Semiconductor, Inc 68HC705BD7 Datasheet HTML 70Page - Freescale Semiconductor, Inc 68HC705BD7 Datasheet HTML 71Page - Freescale Semiconductor, Inc 68HC705BD7 Datasheet HTML 72Page - Freescale Semiconductor, Inc 68HC705BD7 Datasheet HTML 73Page - Freescale Semiconductor, Inc 68HC705BD7 Datasheet HTML 74Page - Freescale Semiconductor, Inc 68HC705BD7 Datasheet HTML 75Page - Freescale Semiconductor, Inc 68HC705BD7 Datasheet HTML 76Page - Freescale Semiconductor, Inc 68HC705BD7 Datasheet HTML 77Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 73 / 85 page
background image
SECTION 12: A/D CONVERTER
Page 63
MC68HC05BD7 Rev. 2.0
GENERAL RELEASE SPECIFICATION
12.4
Program Example
The following example shows how to convert analog input channel 0 by using binary search
method. This approach method will guarantee any conversion can be done within 6
iterations, 98us at 2MHz bus clock. For ADCIN1 conversion, change #$00 to #$01. ADCCR
is the ADC Channel Register.
CR2
EQU
$0B
; Configuration Register
ADCCR
EQU
$15
; ADC Channel Register
ADCSR
EQU
$14
; ADC Control & Status Register
ADCDATA EQU
$50
; RAM byte to store the conversion result
REFH
EQU
$51
; RAM byte to store the high end of conversion
REFL
EQU
$52
; RAM byte to store the low end of conversion
ORG
$1000
LDA
#$3C
STA
CR2
; Configure PC2-PC5 as ADC inputs
LDA
#$00
STA
ADCCR
; Select the input channel
LDA
#$00
STA
REFL
; initial low end = #$00
LDA
#$3F
STA
REFH
; initial high end =#$3F
DALP
LDA
REFH
ADD
REFL
LSRA
; A= (REFH + REFL)/2
STA
ADCSR
; Store the comparison data to D/A
CMP
REFL
; Compare the stored value with REFL
BEQ
DONE
; If equal, the A is the result digital value
BRSET
7,ADCSR,SETHI
; Check the RESULT flag
STA
REFL
; If lower, set A as the low end of conversion
BRA
DALP
SETHI
STA
REFH
; If higher, set A as the high end of conversion
BRA
DALP
DONE
STA
ADCDATA
* Input voltage calculation at VDD=5V:
ADCDATA x 0.078125V
≤ INPUT ≤ (ADCDATA+1) x 0.078125V
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com