Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

82374EB Datasheet(PDF) 30 Page - Intel Corporation

Part # 82374EB
Description  SYSTEM COMPONENT (ESC)
PDF  208 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  INTEL [Intel Corporation]
Direct Link  http://www.intel.com
Logo INTEL - Intel Corporation

82374EB Datasheet(HTML) 30 Page - Intel Corporation

Back Button 82374EB Datasheet HTML 26Page - Intel Corporation 82374EB Datasheet HTML 27Page - Intel Corporation 82374EB Datasheet HTML 28Page - Intel Corporation 82374EB Datasheet HTML 29Page - Intel Corporation 82374EB Datasheet HTML 30Page - Intel Corporation 82374EB Datasheet HTML 31Page - Intel Corporation 82374EB Datasheet HTML 32Page - Intel Corporation 82374EB Datasheet HTML 33Page - Intel Corporation 82374EB Datasheet HTML 34Page - Intel Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 30 / 208 page
background image
82374EB82374SB
211 Integrated Logic Signals
2111 EISA ADDRESS BUFFER CONTROL
Pin Name
Type
Description
SALE
out
SA LATCH ENABLE
SALE
is directly connected to F543s which buffer the LA
addresses from the SA addresses The rising edge of SALE
latches the LA address
bit LA 192 to the SA address bit SA 192
LASAOE
out
LA TO SA ADDRESS OUTPUT ENABLE
LASAOE
is directly connected to the SA
output buffer enables of the F543s The ESC asserts LASAOE
during EISA master
cycles When LASAOE
is asserted the LA to SA output buffers of the F543s are
enabled
SALAOE
out
SA TO LA ADDRESS OUTPUT ENABLE
SALAOE
is connected to the LA output
buffer enables of the F543s This signal functionally is the exact opposite of
LASAOE
signals The ESC asserts SALAOE
during ISA master cycles When
LASAOE
is asserted the SA to LA output buffers of the F543s are enabled
2112 COPROCESSOR INTERFACE
Pin Name
Type
Description
FERR
in
NUMERIC CO-PROCESSOR ERROR
FERR
signal is tied to the Co-processor error
signal of the CPU If FERR
is asserted (Co-processor error detected by the CPU) an
internal IRQ13 is be generated and the INTR from the ESC will be asserted
IGNNE
out
IGNORE NUMERIC ERROR
IGNNE
is tied to the ignore numeric error pin of the
CPU IGNNE
is asserted and internal IRQ13 is negated from the falling edge of
IOWC
during an IO write to location 00F0h IGNNE
will remain asserted until
FERR
is negated During reset this signal is driven low
2113 BIOS INTERFACE
Pin Name
Type
Description
LBIOSCS
out
LATCHED BIOS CHIP-SELECT
LBIOSCS
indicates the that the current address is
for the system BIOS The ESC generates this signal by decoding the EISA LA
addresses The ESC uses a transparent latch to latch the decoded signal The
LBIOSCS
is latched on the falling edge of BALE and qualified with REFRESH
30



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com