Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

AN4650 Datasheet(PDF) 87 Page - STMicroelectronics

Part # AN4650
Description  This document is intended to provide usage information
PDF  102 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

AN4650 Datasheet(HTML) 87 Page - STMicroelectronics

Back Button AN4650 Datasheet HTML 83Page - STMicroelectronics AN4650 Datasheet HTML 84Page - STMicroelectronics AN4650 Datasheet HTML 85Page - STMicroelectronics AN4650 Datasheet HTML 86Page - STMicroelectronics AN4650 Datasheet HTML 87Page - STMicroelectronics AN4650 Datasheet HTML 88Page - STMicroelectronics AN4650 Datasheet HTML 89Page - STMicroelectronics AN4650 Datasheet HTML 90Page - STMicroelectronics AN4650 Datasheet HTML 91Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 87 / 102 page
background image
DocID027415 Rev 1
87/102
AN4650
First-in first-out (FIFO) buffer
102
8.3
Setting the FIFO trigger, FIFO ODR and decimation factors
Writing data in the FIFO can be configured to be triggered by three different sources.
Figure 28. FIFO trigger signal selection
As described in Figure 28, the DATA_VALID_SEL_FIFO bit of the MASTER_CONFIG
register and the TIMER_PEDO_FIFO_DRDY bit of the FIFO_CTRL2 register are used for
this purpose:
if both the DATA_VALID_SEL_FIFO bit and the TIMER_PEDO_FIFO_DRDY bit are set
to 0, writing data in the FIFO is triggered by the accelerometer/gyroscope data-ready.
The ODR_FIFO_[3:0] bits of FIFO_CTRL5 define the maximum data rate at which data
are stored in FIFO; the latter is limited to the maximum value between the
accelerometer ODR (defined by the ODR_XL[3:0] bits of the CTRL1_XL register) and
the gyroscope ODR (defined by the ODR_G[3:0] bits of the CTRL2_G register);
if the DATA_VALID_SEL_FIFO bit is set to 0 and the TIMER_PEDO_FIFO_DRDY bit is
set to 1, writing data in the FIFO is triggered by step detection (corresponding to the
behavior of the STEP_DETECTED bit of the FUNC_SRC register): the data are stored
in FIFO every time a step is detected;
if the DATA_VALID_SEL_FIFO bit is set to 1, writing data in the FIFO is triggered by the
sensor hub (corresponding to the behavior of the SENSORHUB_END_OP bit of the
FUNC_SRC register), regardless of the configuration of the
TIMER_PEDO_FIFO_DRDY bit: the data are stored in FIFO when the sensor hub
routine is complete.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com