DP83867CS datasheet(35/114 Pages) TI1

35 / 114 page

DP83867CS, DP83867IS, DP83867E

www.ti.com

SNLS504 – OCTOBER 2015

9.4.6.7 Mirror Mode

In some multiport applications, RJ-45 ports may be mirrored relative to one another. This mirroring can require

crossing board traces. The DP83867 can resolve this issue by implementing mirroring of the ports inside the

device.

In 10/100 operation, the mapping of the port mirroring is:

MDI MODE

MIRROR PORT CONFIGURATION

MDI

→ D

→ C

MDIX

→ D

→ C

In Gigabit operation, the mapping of the port mirroring is:

MDI MODE

MIRROR PORT CONFIGURATION

MDI or MDIX

→ D

→ C

→ B

→ A

Mirror mode can be enabled via strap or via register configuration using the Port Mirror Enable bit in the CFG4

9.4.6.8 Interrupt

The DP83867 can be configured to generate an interrupt when changes of internal status occur. The interrupt

allows a MAC to act upon the status in the PHY without polling the PHY registers. The interrupt source can be

selected through the interrrupt registers, MICR (register address 0x0012) and ISR (register address 0x0013).

9.4.6.9 IEEE 802.3 Test Modes

IEEE 802.3 specification for 1000BASE-T requires that the PHY layer be able to generate certain well defined

test patterns on TX outputs. Clause 40 section 40.6.1.1.2 “Test Modes” describes these tests in detail. There are

four test modes as well as the normal operation mode. These modes can be selected by writing to the CFG1

See IEEE 802.3 section 40.6.1.1.2 “Test modes” for more information on the nature of the test modes. The

DP83867 provides a test clock synchronous to the IEEE test patterns. The test patterns are output on the MDI

pins of the device and the transmit clock is output on the CLK_OUT pin.

Submit Documentation Feedback

DP83867CS Datasheet(PDF) 35 Page - Texas Instruments