| Electronic Components Datasheet Search |
|
DP83867CS Datasheet(PDF) 48 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
DP83867CS Datasheet(HTML) 48 Page - Texas Instruments |
|
48 / 114 page ![]() DP83867CS, DP83867IS, DP83867E SNLS504 – OCTOBER 2015 www.ti.com Table 12. Basic Mode Status Register (BMSR), Address 0x0001 (continued) BIT BIT NAME DEFAULT DESCRIPTION 1 JABBER DETECT 0, RO/LH Jabber Detect: This bit only has meaning in 10 Mbps mode. 1 = Jabber condition detected. 0 = No Jabber. This bit is implemented with a latching function, such that the occurrence of a jabber condition causes it to set until it is cleared by a read to this register by the management interface or by a reset. 0 EXTENDED CAPABILITY 1, RO/P Extended Capability: 1 = Extended register capabilities. 0 = Basic register set capabilities only. 48 Submit Documentation Feedback Copyright © 2015, Texas Instruments Incorporated |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |