| Electronic Components Datasheet Search |
|
DP83867CS Datasheet(PDF) 6 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
DP83867CS Datasheet(HTML) 6 Page - Texas Instruments |
|
6 / 114 page ![]() DP83867CS, DP83867IS, DP83867E SNLS504 – OCTOBER 2015 www.ti.com Table 2. Pin Functions (continued) PIN TYPE(1) DESCRIPTION NAME NUMBER LED_1: By default, this pin indicates that 1000BASE-T link is established. LED_1 46 S, I/O, PD Additional functionality is configurable via LEDCR1[7:4] register bits. LED_0: By default, this pin indicates that link is established. Additional LED_0 47 S, I/O, PD functionality is configurable via LEDCR1[3:0] register bits. MEDIA DEPENDENT INTERFACE TD_P_A 1 A Differential Transmit and Receive Signals TD_M_A 2 A Differential Transmit and Receive Signals TD_P_B 4 A Differential Transmit and Receive Signals TD_M_B 5 A Differential Transmit and Receive Signals TD_P_C 7 A Differential Transmit and Receive Signals TD_M_C 8 A Differential Transmit and Receive Signals TD_P_D 10 A Differential Transmit and Receive Signals TD_M_D 11 A Differential Transmit and Receive Signals OTHER PINS Bias Resistor Connection. A 11 k Ω +/-1% resistor should be connected from RBIAS 12 A RBIAS to GND. POWER AND GROUND PINS I/O Power: 1.8V (±5%), 2.5V (±5%) or 3.3V (±5%). Each pin requires a 1µF & VDDIO 19, 30, 41 P 0.1µF capacitor to GND 1.8V Analog Supply (+/-5%). No external supply is required for this pin. When unused, no connections should be made to this pin. VDDA1P8 13, 48 P For additional power savings, an external 1.8V supply can be connected to these pins. When using an external supply, each pin requires a 1µF & 0.1µF capacitor to GND. 2.5V Analog Supply (+/-5%). Each pin requires a 1µF & 0.1µF capacitor to VDDA2P5 3, 9 P GND. 1.0V Analog Supply (+15.5%, -5%). Each pin requires a 1µF & 0.1µF capacitor VDD1P0 6, 24, 31, 42 P to GND. GND Die Attach Pad P Ground 7.1 Unused Pins DP83867 has internal pull-ups or pull-downs on most pins. The datasheet details which pins have internal pull- ups or pull-downs, and which pins require external pull resistors. Even though a device may have internal pull-up or pull-down resistors, a good practice is to terminate unused inputs, rather than allowing them to float. Floating inputs could result in unstable conditions. Except for VDDA1P8 pins, if they are not used then they should be left floating. It’s considered a safer practice to pull an unused input pin high or low with a pull-up or pull-down resistor. It is also possible to group together adjacent unused input pins, and as a group pull them up or down using a single resistor. 6 Submit Documentation Feedback Copyright © 2015, Texas Instruments Incorporated |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |