| Electronic Components Datasheet Search |
|
DP83867CS Datasheet(PDF) 11 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
DP83867CS Datasheet(HTML) 11 Page - Texas Instruments |
|
11 / 114 page ![]() T4 T 2 32 CLOCKS T 3 output input VDD X1 clock Hardware RESET _N MDC Latch-In of Hardware Configuration Pins Dual F unction Pins Become Enabled As Outputs T1 DP83867CS, DP83867IS, DP83867E www.ti.com SNLS504 – OCTOBER 2015 8.7 Reset Timing (1) PARAMETER TEST CONDITIONS MIN NOM MAX UNIT T1 Post RESET Stabilization time MDIO is pulled high for 32-bit µs prior to MDC preamble for serial management initialization. 195 register accesses T2 Hardware Configuration Latch-in Hardware Configuration Pins are ns Time from the Deassertion of described in Strap Configuration. 120 RESET (either soft or hard) T3 Hardware Configuration pins ns 64 transition to output drivers T4 RESET pulse width X1 Clock must be stable for a µs minimum of 1 μs during RESET 1 pulse low time (1) Ensured by production test, characterization, or design. Figure 2. Reset Timing Copyright © 2015, Texas Instruments Incorporated Submit Documentation Feedback 11 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |