MSP430F435IPZ datasheet(26/85 Pages) TI

26 / 85 page

MSP430x43x, MSP430x44x

MIXED SIGNAL MICROCONTROLLER

SLAS344A – JANUARY 2002 – REVISED FEBRUARY 2002

POST OFFICE BOX 655303

• DALLAS, TEXAS 75265

oscillator and system clock (continued)

FN_8

FN_4

FN_2

FN_3

2^0

2^ 1

SCFI0

050h

2^2

2^3

SCFI1

051h

2^8

2^6

2^9

2^7

2^4

2^5

rw–0rw–0rw–0rw–0rw–0rw–0

rw–0

rw–0rw–0rw–0rw–0rw–0rw–0

rw–0

rw–1

2^0

2^1

SCFQCTL

052h

2^6

2^4

2^5

2^2

2^3

rw–0rw–1rw–1rw–1rw–1rw–1

rw–0

DCOF

LFOF

FLL+CTL0

053h

XTS_FLL

OscCap

XT1OF

rw–0rw–0

rw–0

Additional Control Bits in FLL+ vs. FLL in 3xx

r–0r–(1)

r–1

DCO+

N DCO

FLL+CTL1

054h

r–0r–0rw–(0)

rw–(0)

FLL_DIV

NOTE: DCOF indicates that the upper (NDCO ≥ 28) and lower (NDCO = 0) limit of the DCO

frequency range is used.

XT2OF

XT2OFF

SELM

SELS

rw–(0)

rw–(1)

r–0

Additional Control Bits in FLL+ vs. FLL+ in 41x and FLL in 3xx

reserved SMCLK OFF

Figure 3. Registers and Control Bits of FLL+ Oscillator and System Clock

Four oscillator-fault bits, DCOF, XT1OF, LFOF, and XT2OF indicate if the DCO, LFXT1 oscillator-HF mode,

LFXT1 oscillator-LF mode, and XT2 oscillator respectively, are operating properly. The oscillator fault XT1OF

is applicable only if XTS_FLL=1, and LFOF is applicable only if XTS_FLL=0. If one of the four oscillator faults

occurs, the OSCFault signal set the OFIFG flag. An NMI service is requested if the interrupt enable bit OFIE

is set.

WARNING:

The oscillator fault flag is set if the oscillator is inactive. Inactivity can be caused by system

failure such as crystal damage, broken leads, etc., but also if the oscillator is switched on

or switched from nonselected to selected.

The clock signals ACLK, MCLK, and SMCLK can be used externally via port pins.

Different application requirements and system conditions dictate different system clock requirements. The FLL+

clock system supports the following conditions:

D High frequency for quick reaction to system hardware requests or events (DCO/FLL+XT1+XT2)

D Low frequency to minimize current consumption, EMI, etc. (LF)

D Stable peripheral clock for timer applications, such as real-time clock (RTC)

D Enabling of start-stop operation with minimum delay (DCO)

MSP430F435IPZ Datasheet(PDF) 26 Page - Texas Instruments

MSP430F435IPZ Datasheet(HTML) 26 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85

Datasheet Download

Link URL