Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

DSP56156ROM Datasheet(PDF) 40 Page - Motorola, Inc

Part # DSP56156ROM
Description  16-bit Digital Signal Processor
PDF  76 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MOTOROLA [Motorola, Inc]
Direct Link  http://www.freescale.com
Logo MOTOROLA - Motorola, Inc

DSP56156ROM Datasheet(HTML) 40 Page - Motorola, Inc

Back Button DSP56156ROM Datasheet HTML 36Page - Motorola, Inc DSP56156ROM Datasheet HTML 37Page - Motorola, Inc DSP56156ROM Datasheet HTML 38Page - Motorola, Inc DSP56156ROM Datasheet HTML 39Page - Motorola, Inc DSP56156ROM Datasheet HTML 40Page - Motorola, Inc DSP56156ROM Datasheet HTML 41Page - Motorola, Inc DSP56156ROM Datasheet HTML 42Page - Motorola, Inc DSP56156ROM Datasheet HTML 43Page - Motorola, Inc DSP56156ROM Datasheet HTML 44Page - Motorola, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 40 / 76 page
background image
AC Electrical Characteristics and Timing
40
DSP56156 Data Sheet
MOTOROLA
NOTES:
1. “Host Synchronization Delay (tHSDL)” is the time period required for the DSP56156 to sample any
external asynchronous input signal, determine whether it is high or low, and synchronize it to the
internal clock.
2. See Host Port Considerations.
3. HREQ is pulled up by 1 k
Ω.
4. Only if two consecutive reads from one of these registers are executed.
Table 19 Host Port Timing (continued)
Num
Characteristic
40 MHz
50 MHz
60 MHz
Unit
Min
Max
Min
Max
Min
Max
110
HR/W Low Setup Time before HEN Assertion
6
—
5
—
4
—
ns
111
HR/W Low Hold Time after HEN Deassertion
6
—
5
—
4
—
ns
112
HR/W High Setup Time to HEN Assertion
6
—
5
—
4
—
ns
113
HR/W High Hold Time after HEN/HACK
Deassertion
5
—
4—3—
ns
114
HA0-HA2 Setup Time before HEN Assertion
9
—
7.5
—
6
—
ns
115
HA0-HA2 Hold Time after HEN Deassertion
8
—7—6—
ns
116
DMA HACK Assertion to HREQ Deassertion
(See Note 3)
52T
+37
52T
+36
42T
+35
ns
117
DMA HACK Deassertion to HREQ
Assertion (See Note 3)
for DMA RXL Read
for DMA TXL Write
for All Other Cases
tHSDL
+3T+5
tHSDL
+2T+5
5
—
—
—
tHSDL
3T+5
tHSDL
+2T+5
5
—
—
—
tHSDL
+3T+4
tHSDL
+2T+4
4
—
—
—
ns
ns
ns
118
Delay from HEN Deassertion to HREQ
Assertion for RXL Read (See Note 3)
tHSDL
+3T+5
—tHSDL
+3T+5
—tHSDL
+3T+4
—ns
119
Delay from HEN Deassertion to HREQ
Assertion for TXL Write (See Note 3)
tHSDL
+2T+5
—tHSDL
+2T+5
—tHSDL
+2T+4
—ns
120
Delay from HEN Assertion to HREQ
Deassertion for RXL Read, TXL Write
(See Note 3)
52T
+37
52T
+36
52T
+35
ns
Host Port Timing
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com