| Electronic Components Datasheet Search |
|
TMP89FS60 Datasheet(PDF) 237 Page - Toshiba Semiconductor |
|
|
|||||||||||||||||||||||||||||
TMP89FS60 Datasheet(HTML) 237 Page - Toshiba Semiconductor |
|
237 / 410 page ![]() Page 223 TMP89FS60 RA001 16.10Received Data Noise Rejection When noise rejection is enabled at UART0CR2<RXDNC>, the time of pulses to be regarded as signals is as shown in Table 16-8. Note 1: The transfer base clock frequency is the clock frequency selected at UARTCR1<BRG>. Figure 16-9 Received Data Noise Rejection Table 16-8 Received Data Noise Rejection Time RXDNC Noise rejection time [s] Time of pulses to be regarded as signals 00 No noise rejection - 01 (UART0DR+1)/(Transfer base clock frequency) 2 × (UART0DR+1)/(Transfer base clock frequency) 10 2 × (UART0DR+1)/(Transfer base clock frequency) 4 × (UART0DR+1)/(Transfer base clock frequency) 11 4 × (UART0DR+1)/(Transfer base clock frequency) 8 × (UART0DR+1)/(Transfer base clock frequency) Receiving continues because the start bit is 0 The received data is taken into the shift register 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 15 14 13 12 11 10 9 8 7 6 5 4 3 Bit 0 Start bit Start bit Bit 0 RT clock Internal received data Shift register Bit 0 RXD0 pin Noise Noise is removed A falling edge is detected When the noise rejection circuit is used |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |