Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

Preview PDF HTML

PAC1721 Datasheet(PDF) 74 Page - Microchip Technology

Part # PAC1721
Description  Single-Channel Power Monitor with Accumulator, 9V Full Scale Range
PDF  92 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MICROCHIP [Microchip Technology]
Direct Link  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

PAC1721 Datasheet(HTML) 74 Page - Microchip Technology

Back Button PAC1721 Datasheet HTML 70Page - Microchip Technology PAC1721 Datasheet HTML 71Page - Microchip Technology PAC1721 Datasheet HTML 72Page - Microchip Technology PAC1721 Datasheet HTML 73Page - Microchip Technology PAC1721 Datasheet HTML 74Page - Microchip Technology PAC1721 Datasheet HTML 75Page - Microchip Technology PAC1721 Datasheet HTML 76Page - Microchip Technology PAC1721 Datasheet HTML 77Page - Microchip Technology PAC1721 Datasheet HTML 78Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 74 / 92 page
background image
PAC1721
DS-20007088A-page 74
 2026 Microchip Technology Inc. and its subsidiaries
REGISTER 6-33:
OV_LIMIT (ADDRESS 20H)
REGISTER 6-34:
UV_LIMIT (ADDRESS 21H)
R/W-0
R/W-0
R/W-0
R/W-0
R/W-0
R/W-0
R/W-0
R/W-0
OV_LIMIT[7:0]
bit 7
bit 0
Legend:
R = Readable bit
W = Writable bit
U = Unimplemented bit, read as 0
-n = Value at POR
‘1’ = Bit is set
‘0’ = Bit is cleared
X = Bit is unknown
bit 7:0
OV_LIMIT[7:0]: Configure the overvoltage (OV) limit as a 2’s complement number for all current modes
(unipolar or bipolar).
Note:
Disable alerts in the ALERT_ENABLE register before making changes to the OV_LIMIT
register to avoid false triggers.
R/W-0
R/W-0
R/W-0
R/W-0
R/W-0
R/W-0
R/W-0
R/W-0
UV_LIMIT[7:0]
bit 7
bit 0
Legend:
R = Readable bit
W = Writable bit
U = Unimplemented bit, read as 0
-n = Value at POR
‘1’ = Bit is set
‘0’ = Bit is cleared
X = Bit is unknown
bit 7:0
UV_LIMIT[7:0]: Configure the undervoltage (UV) limit as a 2’s complement number for all current
modes (unipolar or bipolar).
Note:
Disable alerts in the ALERT_ENABLE register before making changes to the UV_LIMIT
register to avoid false triggers.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com