R7F100LLL3CFB datasheet(98/148 Pages) RENESAS

98 / 148 page

RL78/L23

2. Electrical Characteristics

R01DS0502EJ0110 Rev.1.10

Page 98 of 145

Oct 31, 2025

7. In simplified SPI (CSI) communications in the master mode with devices operating at different voltage levels (2.5 V

or 3 V) with the internal SCKp clock (the ratings below are only applicable to CSI00)

Note 1.

This setting applies when DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.

Note 2.

This setting applies when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

Caution

Select the TTL input buffer for the SIp pin, and the N-ch open-drain output (withstand voltage of VDD) mode for

the SOp and SCKp pins by using the port input mode register (PIMg) and port output mode register (POMg). For

VIH and VIL, see the DC characteristics with the TTL input buffer selected.

Remark 1.

Rb[Ω]: Communication line (SCKp, SOp) pull-up resistance, Cb[F]: Communication line (SCKp, SOp) load capacitance,

Vb[V]: Communication line voltage

Remark 2.

p: CSI number (p = 00), g: PIM and POM number (g = 1), m: Unit number (m = 0), n: Channel number (n = 0)

Remark 3.

fMCK: Serial array unit operation clock frequency

To set this operating clock, use the CKSmn bit in the serial mode register mn (SMRmn) (m: Unit number, n: Channel

number = 00).

Remark 4.

The listed times are only valid when the peripheral I/O redirect function of CSI00 is not in use.

(TA = -40 to +105°C, 2.7 V ≤ VDD ≤ 5.5 V, VSS = EVSS = 0 V)

(2/2)

Item

Symbols

Conditions

(high-speed main)

mode

(low-speed main)

mode

(low-power main)

mode

Unit

Min.

Max.

Min.

Max.

Min.

Max.

SIp setup time to the

falling of SCKpNote 2

tSIK1

4.0 V ≤ VDD ≤ 5.5 V,

2.7 V ≤ Vb ≤ 4.0 V,

Cb = 20 pF, Rb = 1.4 kΩ

110

2.7 V ≤ VDD < 4.0 V,

2.3 V ≤ Vb ≤ 2.7 V,

Cb = 20 pF, Rb = 2.7 kΩ

110

SIp hold time from the

falling of SCKpNote 2

tKSI1

4.0 V ≤ VDD ≤ 5.5 V,

2.7 V ≤ Vb ≤ 4.0 V,

Cb = 20 pF, Rb = 1.4 kΩ

2.7 V ≤ VDD < 4.0 V,

2.3 V ≤ Vb ≤ 2.7 V,

Cb = 20 pF, Rb = 2.7 kΩ

Delay time from the

rising of SCKp to an

SOp outputNote 2

tKSO1

4.0 V ≤ VDD ≤ 5.5 V,

2.7 V ≤ Vb ≤ 4.0 V,

Cb = 20 pF, Rb = 1.4 kΩ

2.7 V ≤ VDD < 4.0 V,

2.3 V ≤ Vb ≤ 2.7 V,

Cb = 20 pF, Rb = 2.7 kΩ

R7F100LLL3CFB Datasheet(PDF) 98 Page - Renesas Technology Corp

R7F100LLL3CFB Datasheet(HTML) 98 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL