Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

R7F100LLL3CFB Datasheet(PDF) 101 Page - Renesas Technology Corp

Part # R7F100LLL3CFB
Description  RENESAS MCU
PDF  148 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

R7F100LLL3CFB Datasheet(HTML) 101 Page - Renesas Technology Corp

Back Button R7F100LLL3CFB Datasheet HTML 97Page - Renesas Technology Corp R7F100LLL3CFB Datasheet HTML 98Page - Renesas Technology Corp R7F100LLL3CFB Datasheet HTML 99Page - Renesas Technology Corp R7F100LLL3CFB Datasheet HTML 100Page - Renesas Technology Corp R7F100LLL3CFB Datasheet HTML 101Page - Renesas Technology Corp R7F100LLL3CFB Datasheet HTML 102Page - Renesas Technology Corp R7F100LLL3CFB Datasheet HTML 103Page - Renesas Technology Corp R7F100LLL3CFB Datasheet HTML 104Page - Renesas Technology Corp R7F100LLL3CFB Datasheet HTML 105Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 101 / 148 page
background image
RL78/L23
2. Electrical Characteristics
R01DS0502EJ0110 Rev.1.10
Page 101 of 145
Oct 31, 2025
8. In simplified SPI (CSI) communications in the master mode with devices operating at different voltage levels (1.8 V,
2.5 V, or 3 V) with the internal SCKp clock
Note 1.
This setting applies when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
Note 2.
Use this value with VDD ≥ Vb.
Caution
Select the TTL input buffer for the SIp pin, and the N-ch open-drain output (withstand voltage of VDD) mode for
the SOp and SCKp pins by using the port input mode register (PIMg) and port output mode register (POMg). For
VIH and VIL, see the DC characteristics with the TTL input buffer selected.
(Remarks are listed on the next page.)
(TA = -40 to +105°C, 1.8 V ≤ VDD ≤ 5.5 V, VSS = EVSS = 0 V)
(3/3)
Item
Symbols
Conditions
HS
(high-speed main)
mode
LS
(low-speed main)
mode
LP
(low-power main)
mode
Unit
Min.
Max.
Min.
Max.
Min.
Max.
SIp setup time to the
falling of SCKpNote 1
tSIK1
4.0 V ≤ VDD ≤ 5.5 V,
2.7 V ≤ Vb ≤ 4.0 V,
Cb = 30 pF, Rb = 1.4 kΩ
44
44
110
ns
2.7 V ≤ VDD < 4.0 V,
2.3 V ≤ Vb ≤ 2.7 V,
Cb = 30 pF, Rb = 2.7 kΩ
44
44
110
ns
1.8 V ≤ VDD < 3.3 V,
1.6 V ≤ Vb ≤ 2.0 VNote 2,
Cb = 30 pF, Rb = 5.5 kΩ
110
110
110
ns
SIp hold time from the
falling of SCKpNote 1
tKSI1
4.0 V ≤ VDD ≤ 5.5 V,
2.7 V ≤ Vb ≤ 4.0 V,
Cb = 30 pF, Rb = 1.4 kΩ
19
19
19
ns
2.7 V ≤ VDD < 4.0 V,
2.3 V ≤ Vb ≤ 2.7 V,
Cb = 30 pF, Rb = 2.7 kΩ
19
19
19
ns
1.8 V ≤ VDD < 3.3 V,
1.6 V ≤ Vb ≤ 2.0 VNote 2,
Cb = 30 pF, Rb = 5.5 kΩ
19
19
19
ns
Delay time from the
rising of SCKp to an
SOp outputNote 1
tKSO1
4.0 V ≤ VDD ≤ 5.5 V,
2.7 V ≤ Vb ≤ 4.0 V,
Cb = 30 pF, Rb = 1.4 kΩ
25
25
25
ns
2.7 V ≤ VDD < 4.0 V,
2.3 V ≤ Vb ≤ 2.7 V,
Cb = 30 pF, Rb = 2.7 kΩ
25
25
25
ns
1.8 V ≤ VDD < 3.3 V,
1.6 V ≤ Vb ≤ 2.0 VNote 2,
Cb = 30 pF, Rb = 5.5 kΩ
25
25
25
ns



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com