| Electronic Components Datasheet Search |
|
LPC2921 Datasheet(PDF) 27 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
LPC2921 Datasheet(HTML) 27 Page - NXP Semiconductors |
|
27 / 81 page ![]() LPC2921_2923_2925_0 © NXP B.V. 2008. All rights reserved. Preliminary data sheet Rev. 00.01 — 24 October 2008 27 of 81 NXP Semiconductors LPC2921/2923/2925 ARM9 microcontroller with CAN and LIN • Serial clock-rate slave mode: fserial_clk = fCLK(SPI)/4 • Internal loopback test mode The SPI module can operate in: • Master mode: – Normal transmission mode – Sequential slave mode • Slave mode 6.12.5.1 Functional description The SPI module is a master or slave interface for synchronous serial communication with peripheral devices that have either Motorola SPI or Texas Instruments Synchronous Serial Interfaces. The SPI module performs serial-to-parallel conversion on data received from a peripheral device. The transmit and receive paths are buffered with FIFO memories (16 bits wide × 32 words deep). Serial data is transmitted on SPI_TXD and received on SPI_RXD. The SPI module includes a programmable bit-rate clock divider and prescaler to generate the SPI serial clock from the input clock CLK_SPIx. The SPI module’s operating mode, frame format, and word size are programmed through the SLVn_SETTINGS registers. A single combined interrupt request SPI_INTREQ output is asserted if any of the interrupts are asserted and unmasked. Depending on the operating mode selected, the SPI_CS_OUT outputs operate as an active-HIGH frame synchronization output for Texas Instruments synchronous serial frame format or an active-LOW chip select for SPI. Each data frame is between four and 16 bits long, depending on the size of words programmed, and is transmitted starting with the MSB. 6.12.5.2 Pin description The SPI pins are combined with other functions on the port pins of the LPC2921/2923/2925, see Section 6.11.3. Table 15 shows the SPI pins (x runs from 0 to 2; y runs from 0 to 3). [1] Direction of SPIx SCS and SPIx SCK pins depends on master or slave mode. These pins are output in master mode, input in slave mode. [2] In slave mode there is only one chip select input pin, SPIx SCS0. The other chip selects have no function in slave mode. Table 15. SPI pins Symbol Pin name Direction Description SPIx SCSy SCSx[y] IN/OUT SPIx chip select[1][2] SPIx SCK SCKx IN/OUT SPIx clock[1] SPIx SDI SDIx IN SPIx data input SPIx SDO SDOx OUT SPIx data output |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |