DAC39J84IAAVR datasheet(7/146 Pages) TI

7 / 146 page

DAC39J84

www.ti.com

SLASE48A – NOVEMBER 2014 – REVISED JANUARY 2015

6.2 ESD Ratings

VALUE

UNIT

Human body model (HBM), per ANSI/ESDA/JEDEC JS-001(1)

1000

V(ESD)

Electrostatic discharge

Charged device model (CDM), per JEDEC specification JESD22-

250

C101(2)

(1)

Level listed above is the passing level per ANSI, ESDA, and JEDEC JS-001. JEDEC document JEP155 states that 500-V HBM allows

safe manufacturing with a standard ESD control process.

(2)

Level listed above is the passing level per EIA-JEDEC JESD22-C101. JEDEC document JEP157 states that 250-V CDM allows safe

manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

MIN

NOM

MAX

UNIT

Recommended operating junction temperature(1)

105

°C

Maximum rated operating junction temperature

125

°C

Recommended free-air temperature

-40

°C

(1)

Prolonged use at this junction temperature may increase the device failure-in-time (FIT) rate.

6.4 Thermal Information

DAC39J84

THERMAL METRICS(1)(2)

UNIT

AAV (144 PINS)

RθJA

Theta junction-to-ambient (still air)

31.4

RθJB

Theta junction-to-board

12.6

RθJC

Theta junction-to-case, top

1.8

°C/W

ψJT

Psi junction-to-top of package

0.2

ψJB

Psi junction-to-bottom of package

(1)

For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

(2)

Air flow or heat sinking reduces

θJA and may be required for sustained operation at 85° and maximum operating conditions.

6.5 DC Electrical Characteristics

Typical values at TA = 25°C, full temperature range is TMIN = -40°C to TMAX = 85°C, nominal supplies, unless otherwise noted.

PARAMETER

TEST CONDITIONS

MIN

TYP

MAX

UNIT

Resolution

Bits

DC ACCURACY

DNL

Differential nonlinearity

±4

LSB

1 LSB = IOUTFS/2

INL

Integral nonlinearity

±6

LSB

ANALOG OUTPUT

Coarse gain linearity

±0.04

LSB

Offset error

Mid code offset

±0.001

%FSR

With external reference

±2

Gain error

%FSR

With internal reference

±2

Gain mismatch

With internal reference

±2

%FSR

Full scale output current

Output compliance

–0.5

0.6

Output resistance

300

Output capacitance

Submit Documentation Feedback

Product Folder Links: DAC39J84

DAC39J84IAAVR Datasheet(PDF) 7 Page - Texas Instruments

DAC39J84IAAVR Datasheet(HTML) 7 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL