Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

Preview PDF HTML

DAC39J84IAAVR Datasheet(PDF) 78 Page - Texas Instruments

Click here to check the latest version.
Part # DAC39J84IAAVR
Description  DAC39J84 Quad-Channel, 16-Bit, 2.8 GSPS, Digital-to-Analog Converter with 12.5 Gbps JESD204B Interface
PDF  146 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

DAC39J84IAAVR Datasheet(HTML) 78 Page - Texas Instruments

Back Button DAC39J84IAAVR Datasheet HTML 74Page - Texas Instruments DAC39J84IAAVR Datasheet HTML 75Page - Texas Instruments DAC39J84IAAVR Datasheet HTML 76Page - Texas Instruments DAC39J84IAAVR Datasheet HTML 77Page - Texas Instruments DAC39J84IAAVR Datasheet HTML 78Page - Texas Instruments DAC39J84IAAVR Datasheet HTML 79Page - Texas Instruments DAC39J84IAAVR Datasheet HTML 80Page - Texas Instruments DAC39J84IAAVR Datasheet HTML 81Page - Texas Instruments DAC39J84IAAVR Datasheet HTML 82Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 78 / 146 page
background image
DAC39J84
SLASE48A – NOVEMBER 2014 – REVISED JANUARY 2015
www.ti.com
7.5.1.24 config23 Register – Address: 0x17, Default: 0x0000
Figure 105. config23 Register Format
15
14
13
12
11
10
9
8
phaseaddcd
7
6
5
4
3
2
1
0
phaseaddcd
Table 54. config23 Register Field Descriptions
Register
Addr
Default
Bit
Name
Function
Name
(Hex)
Value
config23
0x17
15:0
phaseaddcd
Lower 16 bits of NCO Frequency adjust word for DACCD path.
0x0000
7.5.1.25 config24 Register – Address: 0x18, Default: 0x0000
Figure 106. config24 Register Format
15
14
13
12
11
10
9
8
phaseaddcd
7
6
5
4
3
2
1
0
phaseaddcd
Table 55. config24 Register Field Descriptions
Register
Addr
Default
Bit
Name
Function
Name
(Hex)
Value
config24
0x18
15:0
phaseaddcd
Middle 16 bits of NCO Frequency adjust word for DACCD path.
0x0000
7.5.1.26 config25 Register – Address: 0x19, Default: 0x0000
Figure 107. config25 Register Format
15
14
13
12
11
10
9
8
phaseaddcd
7
6
5
4
3
2
1
0
phaseaddcd
Table 56. config25 Register Field Descriptions
Register
Addr
Default
Bit
Name
Function
Name
(Hex)
Value
config25
0x19
15:0
phaseaddcd
Upper 16 bits of NCO Frequency adjust word for DACCD path.
0x0000
78
Submit Documentation Feedback
Copyright © 2014–2015, Texas Instruments Incorporated
Product Folder Links: DAC39J84



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com