Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

CP3SP33SMS/NOPB Datasheet(PDF) 26 Page - Texas Instruments

Part # CP3SP33SMS/NOPB
Description  Connectivity Processor with Cache, DSP, and Bluetooth짰, USB, and Dual CAN Interfaces
PDF  407 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI1 [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI1 - Texas Instruments

CP3SP33SMS/NOPB Datasheet(HTML) 26 Page - Texas Instruments

Back Button CP3SP33SMS/NOPB Datasheet HTML 22Page - Texas Instruments CP3SP33SMS/NOPB Datasheet HTML 23Page - Texas Instruments CP3SP33SMS/NOPB Datasheet HTML 24Page - Texas Instruments CP3SP33SMS/NOPB Datasheet HTML 25Page - Texas Instruments CP3SP33SMS/NOPB Datasheet HTML 26Page - Texas Instruments CP3SP33SMS/NOPB Datasheet HTML 27Page - Texas Instruments CP3SP33SMS/NOPB Datasheet HTML 28Page - Texas Instruments CP3SP33SMS/NOPB Datasheet HTML 29Page - Texas Instruments CP3SP33SMS/NOPB Datasheet HTML 30Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 26 / 407 page
background image
CP3SP33
SNOSCW5 – MAY 2013
www.ti.com
Table 5-2. Instruction Set Summary (continued)
MNEMONIC
OPERANDS
DESCRIPTION
LOADD
disp(Rbase), Rdest
Load (register relative)
abs, Rdest
Load (absolute)
(Rindex)abs, Rdest
Load (absolute index relative)
(Rindex)disp(RPbasex), Rdest
Load (register pair relative index)
disp(RPbase), Rdest
Load (register pair relative)
STORi
Rsrc, disp(Rbase)
Store (register relative)
Rsrc, disp(RPbase)
Store (register pair relative)
Rsrc, abs
Store (absolute)
Rsrc, (Rindex)disp(RPbasex)
Store (register pair relative index)
Rsrc, (Rindex)abs
Store (absolute index)
STORD
RPsrc, disp(Rbase)
Store (register relative)
RPsrc, disp(RPbase)
Store (register pair relative)
RPsrc, abs
Store (absolute)
RPsrc, (Rindex)disp(RPbasex)
Store (register pair index relative)
RPsrc, (Rindex)abs
Store (absolute index relative)
STOR IMM
imm4, disp(Rbase)
Store unsigned 4-bit immediate value extended to operand length in memory
imm4, disp(RPbase)
imm4, (Rindex)disp(RPbasex)
imm4, abs
imm4, (Rindex)abs
LOADM
imm3
Load 1 to 8 registers (R2-R5, R8-R11) from memory starting at (R0)
LOADMP
imm3
Load 1 to 8 registers (R2-R5, R8-R11) from memory starting at (R1, R0)
STORM
STORM imm3
Store 1 to 8 registers (R2-R5, R8-R11) to memory starting at (R2)
STORMP
imm3
Store 1 to 8 registers (R2-R5, R8-R11) to memory starting at (R7,R6)
DI
Disable maskable interrupts
EI
Enable maskable interrupts
EIWAIT
Enable maskable interrupts and wait for interrupt
NOP
No operation
WAIT
Wait for interrupt
CINV [i]
Invalidate instruction cache
26
CPU Architecture
Copyright © 2013, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links :CP3SP33



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com