Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

CP3SP33SMS/NOPB Datasheet(PDF) 66 Page - Texas Instruments

Part # CP3SP33SMS/NOPB
Description  Connectivity Processor with Cache, DSP, and Bluetooth짰, USB, and Dual CAN Interfaces
PDF  407 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI1 [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI1 - Texas Instruments

CP3SP33SMS/NOPB Datasheet(HTML) 66 Page - Texas Instruments

Back Button CP3SP33SMS/NOPB Datasheet HTML 62Page - Texas Instruments CP3SP33SMS/NOPB Datasheet HTML 63Page - Texas Instruments CP3SP33SMS/NOPB Datasheet HTML 64Page - Texas Instruments CP3SP33SMS/NOPB Datasheet HTML 65Page - Texas Instruments CP3SP33SMS/NOPB Datasheet HTML 66Page - Texas Instruments CP3SP33SMS/NOPB Datasheet HTML 67Page - Texas Instruments CP3SP33SMS/NOPB Datasheet HTML 68Page - Texas Instruments CP3SP33SMS/NOPB Datasheet HTML 69Page - Texas Instruments CP3SP33SMS/NOPB Datasheet HTML 70Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 66 / 407 page
background image
CP3SP33
SNOSCW5 – MAY 2013
www.ti.com
INCA
WMODE
TCS
Step Size
0
0
0
1
1
0
0
2
10
0
0
-1
11
0
0
-2
0
0
1
2
1
0
1
4
10
0
1
-2
11
0
1
-4
0X
1
X
4
1X
1
X
-4
If the Device B Address Control bit is set, it enables updating the Device B Address.
0 – ADCBn address unchanged.
1 – ADCBn address incremented or decremented, as controlled by the INCB field and
WMODE and TCS bits.
INCB
The Increment/Decrement ADCBn field specifies the step size for the Device B address
increment/decrement.
INCB
WMODE
TCS
Step Size
0
0
0
1
1
0
0
2
10
0
0
-1
11
0
0
-2
0
0
1
2
1
0
1
4
10
0
1
-2
11
0
1
-4
0X
1
X
4
1X
1
X
-4
WMODE
The 32-bit Word Mode bit controls whether the transfer cycle size is 32 bits. If set, it
overrides the TCS bit.
0 – Transfer cycle size selected by the TCS bit.
1 – Transfer cycle size is 32 bits.
BBE
The Burst Buffer Enable bit controls whether Single transfer type or data collection/burst
transfer type is used. Only channels 0 and 1 have burst buffers. For the other channels, the
BBE bit is reserved.
0 – Single transfer type.
1 – Data collection or burst transfer type.
PF
The Peripheral Flow bit controls whether the DMAC or the peripheral is the flow controller.
0 – The DMAC is the flow controller. The DMA transfer is terminated when the BLTCn
register counts down to zero.
1 – The peripheral is the flow controller.
HPROT
The HPROT field must be 0011b (default value).
TOEN
The Enable Timeout bit controls whether DMA request timeout monitoring is enabled.
0 – Timeout disabled.
1 – Timeout enabled.
SRCRQ
The Source Request field specifies a peripheral register used as the source or destination for
a DMA transfer.
66
CPU DMA Controller
Copyright © 2013, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links :CP3SP33



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com