| Electronic Components Datasheet Search |
|
CP3SP33SMS/NOPB Datasheet(PDF) 42 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
CP3SP33SMS/NOPB Datasheet(HTML) 42 Page - Texas Instruments |
|
42 / 407 page ![]() CP3SP33 SNOSCW5 – MAY 2013 www.ti.com 9.3.8 CPU Interrupt Mask Register (PMASK) The PMASK register is a 16-bit, read/write register used by the CPU to mask interrupt requests from the DSP. If the DSP sets a bit in the APBP_SEM register and the corresponding bit in the PMASK register is clear, the CPU is interrupted. After reset, this register is clear. 15 1 PMASK 9.3.9 CPU-to-DSP Semaphore Clear Register (PCLEAR) The PCLEAR register is a 16-bit, write-only register used by the CPU to clear interrupt requests from the DSP. Writing 1 to bits in the PCLEAR register clears the corresponding bits in the APBP_SEM register. 15 1 PCLEAR 9.3.10 DSP-to-CPU Semaphore Register (APBP_SEM) The APBP_SEM register is a 16-bit, read-only register which indicates interrupt requests from the DSP. When the DSP sets a bit in this register while the corresponding bit in the PMASK register is clear, an interrupt is asserted to the CPU. After reset, this register is clear. 15 1 APBP_SEM 9.3.11 CPU-to-DSP Command Register n (APBP_COMn) The APBP_COMn registers are 16-bit registers that are read/write to the CPU and read-only to the DSP (as MMIO registers). After reset, these registers are clear. 15 1 APBP_COMn 9.3.12 DSP-to-CPU Reply Register n (APBP_REPn) The APBP_REPn registers are 16-bit registers that are read/write to the DSP (as MMIO registers) and read-only to the CPU. After reset, these registers are clear. 15 1 APBP_REPn 9.3.13 ASC DMA Controller Select Register n (ASCDMASELn) The ASCDMASELn registers are 16-bit, read/write registers that select between the CPU and DSP DMA controllers for the ASC DMA channels (listed in Table 9-4). Bits 15:0 of ASCDMASEL0 correspond to ASC DMA channels 15:0, and bits 4:0 of ASCDMASEL1 correspond to ASC DMA channels 20:16. Clear bits select the CPU DMA controller, and set bits select the DSP DMA controller. After reset, these registers are clear. 15 1 DCH15:0 42 DSP and Audio Peripherals Copyright © 2013, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links :CP3SP33 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |