MT9072AB datasheet(142/275 Pages) ZARLINK

142 / 275 page

MT9072

Data Sheet

142

Zarlink Semiconductor Inc.

17.1.8

Per Channel Control and Data (Y50 - YAF) Bit Functions

Tables 112 to 114 provide the per timeslot control for signaling and Per Channel Control. The reset values of Per

channel Transmit signaling and Receive signaling bits can be 1 or 0.

Bit

Name

Functional Description

15-4

not used.

EXZOI

(0)

Excessive Zero Overflow Interrupt. This bit goes high whenever the excessive zero

counter (Y1B) overflows.This bit is reset after a read of Y36 or Y26.

2EXZI

(0)

EXcessive Zero Interrupt. This bit goes high whenever the excessive zero counter (Y1B)

is incremeted by one. This bit is reset after a read of Y36 or Y26.

TXSLIPIM

(0)

Transmit SLIP Interrupt Mask. When unmasked an interrupt is initiated whenever a

controlled frame slip occurs in the transmit elastic buffer. If 1 - masked, 0 - unmasked.

RXSLIPIM

(0)

Receive SLIP Interrupt Mask. When unmasked an interrupt is initiated whenever a

controlled frame slip occurs in the receive elastic buffer. If 1 - masked, 0 - unmasked.

Table 108 - Elastic Store and Excessive zero Interrupt Mask Register(Y46) (T1)

Bit

Name

Functional Description

15-4

not used.

3TA(n)

Transmit Signaling Bits A for Channel n. Where signaling is enabled, these bits are

transmitted in bit position 8 of the 6th DS1 frame (within the 12 frame superframe structure for

D4 superframes and the 24 frame structure for ESF superframes). This data is obtained from

the CSTi interface but can be overwritten via the Micro port for trunk conditioning applications.

If the MPST bit in the corresponding per timeslot control is not set, this value will be constantly

overwritten by the CSTi stream.

2TB(n)

Transmit Signaling Bits B for Channel n. Where signaling is enabled, these bits are

transmitted in bit position 8 of the 12th DS1 frame (within the 12 frame superframe structure

for D4 superframes and the 24 frame structure for ESF superframes).This data is obtained

from the CSTi interface but can be overwritten via the Micro port for trunk conditioning

applications. If the MPST bit in the corresponding per timeslot control is not set, this value will

be constantly overwritten by the CSTi stream.

1TC(n)

Transmit Signaling Bits C for Channel n. Where signaling is enabled, these bits are

transmitted in bit position 8 of the 18th DS1 frame within the 24 frame structure for ESF

superframes. In D4 mode these bits are unused. This data is obtained from the CSTi interface

but can be overwritten via the Micro port for trunk conditioning applications. If the MPST bit in

the corresponding per timeslot control is not set, this value will be constantly overwritten by

the CSTi stream.

0TD(n)

Transmit Signaling Bits D for Channel n. Where signaling is enabled, these bits are

transmitted in bit position 8 of the 24th DS1 frame within the 24 frame structure for ESF

superframes. In D4 mode these bits are unused.This data is obtained from the CSTi interface

but can be overwritten via the Micro port for trunk conditioning applications. If the MPST bit in

the corresponding per timeslot control is not set, this value will be constantly overwritten by

the CSTi stream.

Table 109 - Per Channel Transmit Signaling Y50-Y67 (T1)

MT9072AB Datasheet(PDF) 142 Page - Zarlink Semiconductor Inc

MT9072AB Datasheet(HTML) 142 Page - Zarlink Semiconductor Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL