Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

TMS320F28375DPZP Datasheet(PDF) 102 Page - Texas Instruments

Part # TMS320F28375DPZP
Description  TMS320F2837xD Dual-Core Delfino??Microcontrollers
PDF  222 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI1 [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI1 - Texas Instruments

TMS320F28375DPZP Datasheet(HTML) 102 Page - Texas Instruments

Back Button TMS320F28375DPZP Datasheet HTML 98Page - Texas Instruments TMS320F28375DPZP Datasheet HTML 99Page - Texas Instruments TMS320F28375DPZP Datasheet HTML 100Page - Texas Instruments TMS320F28375DPZP Datasheet HTML 101Page - Texas Instruments TMS320F28375DPZP Datasheet HTML 102Page - Texas Instruments TMS320F28375DPZP Datasheet HTML 103Page - Texas Instruments TMS320F28375DPZP Datasheet HTML 104Page - Texas Instruments TMS320F28375DPZP Datasheet HTML 105Page - Texas Instruments TMS320F28375DPZP Datasheet HTML 106Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 102 / 222 page
background image
VREFHI
VREFLO
(VSSA)
VREFHI/2
Pin Voltage
ADCINx
ADC
ADCINx
VREFLO
VREFHI
2
n - 1
0
Digital Output
ADC Vin
102
TMS320F28379D, TMS320F28378D, TMS320F28377D
TMS320F28376D, TMS320F28375D, TMS320F28374D
SPRS880K – DECEMBER 2013 – REVISED NOVEMBER 2018
www.ti.com
Submit Documentation Feedback
Product Folder Links: TMS320F28379D TMS320F28378D TMS320F28377D TMS320F28376D TMS320F28375D
TMS320F28374D
Specifications
Copyright © 2013–2018, Texas Instruments Incorporated
Figure 5-32. Single-ended Signaling Mode
5.10.1.2 ADC Electrical Data and Timing
Table 5-42 shows the ADC operating conditions for 16-bit differential mode. Table 5-43 shows the ADC
characteristics for 16-bit differential mode. Table 5-44 shows the ADC operating conditions for 12-bit
single-ended mode. Table 5-45 shows the ADC characteristics for 12-bit single-ended mode. Table 5-46
shows the ADCEXTSOC timing requirements.
(1)
The sample window must also be at least as long as 1 ADCCLK cycle for correct ADC operation.
(2)
VREFCM = (VREFHI + VREFLO)/2
(3)
The VREFCM requirements will not be met if the negative ADC input pin is connected to VSSA or VREFLO.
Table 5-42. ADC Operating Conditions (16-Bit Differential Mode)
over recommended operating conditions (unless otherwise noted)
MIN
TYP
MAX
UNIT
ADCCLK (derived from PERx.SYSCLK)
5
50
MHz
Sample window duration (set by ACQPS and PERx.SYSCLK)(1)
320
ns
VREFHI
2.4
2.5 or 3.0
VDDA
V
VREFLO
VSSA
0
VSSA
V
VREFHI – VREFLO
2.4
VDDA
V
ADC input conversion range
VREFLO
VREFHI
V
ADC input signal common mode voltage(2)(3)
VREFCM – 50
VREFCM
VREFCM + 50
mV
NOTE
The ADC inputs should be kept below VDDA + 0.3 V during operation. If an ADC input
exceeds this level, the VREF internal to the device may be disturbed, which can impact results
for other ADC or DAC inputs using the same VREF.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com