Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

Preview PDF HTML

TMS320F28375DPZP Datasheet(PDF) 104 Page - Texas Instruments

Part # TMS320F28375DPZP
Description  TMS320F2837xD Dual-Core Delfino??Microcontrollers
PDF  222 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI1 [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI1 - Texas Instruments

TMS320F28375DPZP Datasheet(HTML) 104 Page - Texas Instruments

Back Button TMS320F28375DPZP Datasheet HTML 100Page - Texas Instruments TMS320F28375DPZP Datasheet HTML 101Page - Texas Instruments TMS320F28375DPZP Datasheet HTML 102Page - Texas Instruments TMS320F28375DPZP Datasheet HTML 103Page - Texas Instruments TMS320F28375DPZP Datasheet HTML 104Page - Texas Instruments TMS320F28375DPZP Datasheet HTML 105Page - Texas Instruments TMS320F28375DPZP Datasheet HTML 106Page - Texas Instruments TMS320F28375DPZP Datasheet HTML 107Page - Texas Instruments TMS320F28375DPZP Datasheet HTML 108Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 104 / 222 page
background image
104
TMS320F28379D, TMS320F28378D, TMS320F28377D
TMS320F28376D, TMS320F28375D, TMS320F28374D
SPRS880K – DECEMBER 2013 – REVISED NOVEMBER 2018
www.ti.com
Submit Documentation Feedback
Product Folder Links: TMS320F28379D TMS320F28378D TMS320F28377D TMS320F28376D TMS320F28375D
TMS320F28374D
Specifications
Copyright © 2013–2018, Texas Instruments Incorporated
(1)
The sample window must also be at least as long as 1 ADCCLK cycle for correct ADC operation.
Table 5-44. ADC Operating Conditions (12-Bit Single-Ended Mode)
over recommended operating conditions (unless otherwise noted)
MIN
TYP
MAX
UNIT
ADCCLK (derived from PERx.SYSCLK)
5
50
MHz
Sample window duration (set by ACQPS and PERx.SYSCLK)(1)
75
ns
VREFHI
2.4
2.5 or 3.0
VDDA
V
VREFLO
VSSA
0
VSSA
V
VREFHI – VREFLO
2.4
VDDA
V
ADC input conversion range
VREFLO
VREFHI
V
NOTE
The ADC inputs should be kept below VDDA + 0.3 V during operation. If an ADC input
exceeds this level, the VREF internal to the device may be disturbed, which can impact results
for other ADC or DAC inputs using the same VREF.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com