H5GQ2H24AFR-R0C datasheet(75/172 Pages) HYNIX

75 / 172 page

This document is a general product description and is subject to change without notice. Hynix Semiconductor does not assume any

responsability for use of circuits described. No patent licenses are implied.

Rev. 1.2 /Nov. 2011

H5GQ2H24AFR

Figure 45. Single WRITE without EDC

CK#

ADDRESS

DBI#

WCK#

WCK

DBI

n+7

Bank a,

Col n

WL = WLmrs = 3

T3n

T4n

EDC Hold Pattern

EDC

3. For WRITE operations it is important that the latching point meet the data valid window requirements, which may or may not be center aligned at the pins.

4. Before the WRITE commands, an ACTIVE (ACT) command is required to be issued to the GDDR5 SGRAM and tRCDWR must be met.

1. WLmrs = 3 is shown as an example. Actual supported values will be found in the MR and AC timings sections.

2. WCK and CK are shown aligned (tWCK2CKPIN=0, tWCK2CK=0) for illustration purposes. WCK2CK training determines the needed offset between WCK and CK.

Notes:

5. tWCK2DQI = 0 is shown for illustration purposes.

DONʹT CARE

TRANSITIONING DATA

NOP

WRITE

COMMAND

NOP

H5GQ2H24AFR-R0C Datasheet(PDF) 75 Page - Hynix Semiconductor

H5GQ2H24AFR-R0C Datasheet(HTML) 75 Page - Hynix Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL