| Electronic Components Datasheet Search |
|
H5GQ2H24AFR-R0C Datasheet(PDF) 33 Page - Hynix Semiconductor |
|
|
|||||||||||||||||||||||||||||
H5GQ2H24AFR-R0C Datasheet(HTML) 33 Page - Hynix Semiconductor |
|
33 / 172 page ![]() This document is a general product description and is subject to change without notice. Hynix Semiconductor does not assume any responsability for use of circuits described. No patent licenses are implied. Rev. 1.2 /Nov. 2011 33 H5GQ2H24AFR Figure 16: Data Paths used for Read and Write Training LDFF Command The LDFF command (Figure 17) is used to securely load data to the GDDR5 SGRAM Read FIFOs via the address bus. Depending on the GDDR5 SGRAM READ FIFO depth nFIFO 6, any bit pattern of length 32‐ 48 can be loaded uniquely to every DQ, DBI# and EDC pin within a byte. The FIFO depth is fixed by design and can be read via the Vendor ID function. Eight LDFF commands are required to fill one FIFO stage; each LDFF command loads one burst position, and the bank addresses BA0‐BA2 select the burst position from 0 to 7. The data pattern is conveyed on address pins A0‐A7 for DQ0‐DQ7, A9 for DBI0#, and BA3 for EDC0; the data are internally replicated to all 4 bytes, as shown in Figure 18. 72 WRTR strobe (CK domain) WRTR FIFO 6× 72=432 bits per byte RDTR strobe (WCK) Reverse DBI DRAM Core 64 64 WRTR output pointer input pointer DQ0‐DQ7 DBI0# EDC0 e.g. 500Mbps DBI e.g. 4Gbps e.g. 500Mbps RDTR strobe (WCK) 72 LDFF ADDR 72 8 DEMUX LDFF 8 10 BA0‐BA2 Notes: 1) FIFO depth of 5 shown; supported FIFO depths: 4, 5 or 6 2) data paths shown for 1 of 4 bytes (byte 0) Address Path 4 3 2 1 0 4 3 2 1 0 output pointer input pointer 4 3 2 1 0 4 3 2 1 0 9 0 8 16 24 32 40 48 56 64 1 9 17 25 33 41 49 57 65 2 10 18 26 34 42 50 58 66 3 11 19 27 35 43 51 59 67 4 12 20 28 36 44 52 60 68 5 13 21 29 37 45 53 61 69 6 14 22 30 38 46 54 62 70 7 15 23 31 39 47 55 63 71 8 8:1 TX 9 Parallel to Serial Converter Serial to Parallel Converter 72 8:1 RX 8:1 Parallel to Serial Converter CRC strobe LDFF strobe (burst 7) WRTR strobe LDFF strobe (burst 7) M U X M U X 72 M U X DQ 72 M U X 8 CRC8 RX Data path used with RDTR Data path used with WRTR 8 M U X 0 1 2 3 4 5 67 CRC FIFO 6×8 =48 bits per byte Data path used with LDFF Data path used with LDFF/WRTR TX 5 5 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |