| Electronic Components Datasheet Search |
|
H5GQ2H24AFR-R0C Datasheet(PDF) 26 Page - Hynix Semiconductor |
|
|
|||||||||||||||||||||||||||||
H5GQ2H24AFR-R0C Datasheet(HTML) 26 Page - Hynix Semiconductor |
|
26 / 172 page ![]() This document is a general product description and is subject to change without notice. Hynix Semiconductor does not assume any responsability for use of circuits described. No patent licenses are implied. Rev. 1.2 /Nov. 2011 26 H5GQ2H24AFR Figure 10: Example WCK2CK Training Sequence Figure 11: Example WCK2CK Training Sequence with WCK Stopping CK CK# NOP NOP MRS NOP NOP NOP NOP MRS MRS CMD A.C. tLK tMRD Enter WCK2CK Training Start WCK2CK Phase Search PLL Reset Exit WCK2CK Training (sets data synchronizers, rests FIFO pointers) WCK WCK# (PLL on only) NOP MRS NOP NOP NOP NOP MRS NOP NOP Valid MRS CK# CK CMD tWCK2MRS WCK WCK# tMRSTWCK tWCK2TR Enter WCK2CK Training by MRS WCK Restart Start WCK2CK Phase Search tLK tMRD Exit WCK2CK (resets WCK divide‐ by‐2 circuits) resets FIFO pointers) (Set data synchronizers, Training by MRS PLL Reset (PLL on only) |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |