| Electronic Components Datasheet Search |
|
H5GQ2H24AFR-R0C Datasheet(PDF) 24 Page - Hynix Semiconductor |
|
|
|||||||||||||||||||||||||||||
H5GQ2H24AFR-R0C Datasheet(HTML) 24 Page - Hynix Semiconductor |
|
24 / 172 page ![]() This document is a general product description and is subject to change without notice. Hynix Semiconductor does not assume any responsability for use of circuits described. No patent licenses are implied. Rev. 1.2 /Nov. 2011 24 H5GQ2H24AFR Table 10 Address to DQ Mapping in Address Training Mode Output Address bits registered at rising edge of CK A12 A8 A11 BA1 BA2 BA3 BA0 A9 A10 DQ DBI0# DQ22 DQ20 DQ18 DQ16 DQ6 DQ4 DQ2 DQ0 DBI1# DQ30 DQ28 DQ26 DQ24 DQ14 DQ12 DQ10 DQ8 Output Address bits registered at rising edge of CK# RFU A7 A6 A5 A4 A3 A2 A1 A0 DQ DBI2# DQ23 DQ21 DQ19 DQ17 DQ7 DQ5 DQ3 DQ1 DBI3# DQ31 DQ29 DQ27 DQ25 DQ15 DQ13 DQ11 DQ9 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |