Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

H5GQ2H24AFR-R0C Datasheet(PDF) 23 Page - Hynix Semiconductor

Part # H5GQ2H24AFR-R0C
Description  2Gb (64Mx32) GDDR5 SGRAM
PDF  172 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  HYNIX [Hynix Semiconductor]
Direct Link  http://www.skhynix.com/kor/main.do
Logo HYNIX - Hynix Semiconductor

H5GQ2H24AFR-R0C Datasheet(HTML) 23 Page - Hynix Semiconductor

Back Button H5GQ2H24AFR-R0C Datasheet HTML 19Page - Hynix Semiconductor H5GQ2H24AFR-R0C Datasheet HTML 20Page - Hynix Semiconductor H5GQ2H24AFR-R0C Datasheet HTML 21Page - Hynix Semiconductor H5GQ2H24AFR-R0C Datasheet HTML 22Page - Hynix Semiconductor H5GQ2H24AFR-R0C Datasheet HTML 23Page - Hynix Semiconductor H5GQ2H24AFR-R0C Datasheet HTML 24Page - Hynix Semiconductor H5GQ2H24AFR-R0C Datasheet HTML 25Page - Hynix Semiconductor H5GQ2H24AFR-R0C Datasheet HTML 26Page - Hynix Semiconductor H5GQ2H24AFR-R0C Datasheet HTML 27Page - Hynix Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 23 / 172 page
background image
This document is a general product description and is subject to change without notice. Hynix Semiconductor does not assume any
responsability for use of circuits described. No patent licenses are implied.
Rev. 1.2 /Nov. 2011
23
H5GQ2H24AFR
Figure 9: Address Training Timing
Table 10 defines the correspondence between address bits and DQ/DBI#. Devices configured to x16 mode 
reflect the address on the two bytes being enabled in that mode, which are bytes 0 and 2 for MF=0 and 
bytes 1 and 3 for MF=1 configurations. Devices configured to x32 mode reflect the address on the same DQ 
as in x16 mode; in addition they are allowed but not required to reflect the address on those bytes that are 
disabled in x16 mode, thus reflecting each address twice.
Devices not supporting an RFU pin shall drive a logic High on the DBI# pins.
Table 9  AC timings in Address Training Mode
Parameter
Symbol
Min
Max
Unit
READ command to data out delay 
tADR
0.5*tCK+0
0.5*tCK+10
ns
ADT off to DQ/DBI# in ODT state delay
tADZ
‐‐
0.5*tCK+10
ns
CK#
CK
tADR
Even
DQ
Notes:
1) READ command encoding: CS# = L, RAS# = H, CAS# = L, WE# = H 
2) ADRxR   = 1st half of address x, sampled on rising edge of CK; 
    ADRxR# = 2nd half of address x, sampled on rising edge of CK#
3) Addresses sampled on rising edge of CK are returned on even DQ after tADR; 
    addresses sampled on rising edge of CK# are returned on odd DQ simultaneously with even DQ
4) DQs are enabled when ADT bit in Mode Register 15 set to 1 (Enter Address Training Mode)
    DQs are disabled after tADZ when ADT bit in Mode Register 15 set to 0 (Exit Address Training Mode)
ADRx
R#
CMD
ADDR
ADRy
R
ADRy
R#
Odd
DQ
tADR
tMRD
MR15
A10=1
ADRx
R
Donʹt Care
ADRx
R
ADRy
R
ADRx
R#
ADRy
R#
ADRz
R
ADRz
R
ADRz
R#
tADR
MR15
A10=0
tADZ
ADRz
R#
MRS
NOP
READ (*)
NOP
READ (*)
NOP
READ (*)
NOP
MRS
NOP
NOP
NOP
NOP



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com