H5GQ2H24AFR-R0C datasheet(101/172 Pages) HYNIX

101 / 172 page

This document is a general product description and is subject to change without notice. Hynix Semiconductor does not assume any

responsability for use of circuits described. No patent licenses are implied.

Rev. 1.2 /Nov. 2011

101

H5GQ2H24AFR

Figure 67. DBI Flow Diagram

DBI# Pin Special Function Overview

The DBI# pin has special behavior compared to DQ pins because of the ability to enable and disable it via

MRS. For either WRITE or READ DBI# pin training, both DBI READ and DBI WRITE in MRS must be

enabled. The behavior of the DBI# pin in various mode register settings is summarized below:

If both DBI READ and DBI WRITE are enabled:

•Pin drives DBI FIFO data with RDTR command

•DBI# pin FIFO accepts WRTR data with the WRTR command

If only DBI READ is enabled:

•DBI# pin drives ODT when not READ or RDTR

If only DBI WRITE is enabled:

•Pin always drives ODT (unless RESET)

If both DBI READ and DBI WRITE are disabled:

•DBI# pin drives ODT (unless RESET)

Yes

Logical

output data

’0’ count

> 4 ?

DBI# = ’L’

Invert

data byte

DBI# = ’H’

Don’t invert

data byte

Determine ’0’ count

in data byte

Logical

input data

DBI# = ’H’

Don’t invert

data byte

DBI# = ’L’

Invert

data byte

Transmitter

Receiver

H5GQ2H24AFR-R0C Datasheet(PDF) 101 Page - Hynix Semiconductor

H5GQ2H24AFR-R0C Datasheet(HTML) 101 Page - Hynix Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL