| Electronic Components Datasheet Search |
|
DS20006554A Datasheet(PDF) 31 Page - Microchip Technology |
|
|
|||||||||||||||||||||||||||||
DS20006554A Datasheet(HTML) 31 Page - Microchip Technology |
|
31 / 94 page ![]() ZL30260-ZL30263 Data Sheet 31 © 2021 Microchip Technology Inc. DS20006554A 6.1.3 Multiregister Fields Multiregister fields —such as AFBDIV[41:0] in registers AFBDIV1 through AFBDIV6—must be handled carefully to ensure that the bytes of the field remain consistent during writes. A write access to a multiregister field is accomplished by writing all the registers of the field in order from smallest address to largest. Writes to registers other than the last register in the field (i.e. the register with the largest address) are stored in a transfer register. When the last register of the field is written, the entire multiregister field is updated simultaneously from the transfer register. If the last register of the field is not written, the field is not updated. Read accesses from multiregister fields are the same as normal registers since the multiregister fields are not modified by the device. An exception for AFBDIV happens when AFBDL.RDCUR=1. In this case reads come directly from the internal logic and don’t affect the transfer register. Writes behave the same as above. The multiregister fields are: Field Registers Type AFBDIV[41:0] AFBDIV1 to AFBDIV6 Read/Write FDIV[39:0] F1DIV1 to F1DIV5 Read/Write 6.1.4 Bank-Switched Registers (ZL30261 and ZL30263 Only) The EESEL register is a bank-select control field that maps the device registers into the memory map at address 0x1 and above when the EESEL bit is 0 and maps the EEPROM memory into the memory map at address 0x1 and above when the EESEL bit is 1. The EESEL register itself is always in the memory map at address 0x0. 6.2 Register Map Table 4 - Register Map ADDR REGISTER BIT 7 BIT 6 BIT 5 BIT 4 BIT 3 BIT 2 BIT 1 BIT 0 Global Configuration Registers 00h EESEL EESEL — — — — — — — 01 MCR1 SRST HRST STOP — ROSCD AINCDIS ODMISO — 02 MCR2 XAMCK IC3MCK IC2MCK IC1MCK — DBL XAB[1:0] 03 PLLEN — — — — — — — APLLEN 04 ICEN — — — — — IC3EN IC2EN IC1EN 05 OCEN1 OC8EN OC7EN OC6EN OC5EN OC4EN OC3EN OC2EN OC1EN 06 OCEN2 — — — — — — OC10EN OC9EN 07 OCMUX1 — — OCMUXC[1:0] OCMUXB[1:0] OCMUXA[1:0] 08 OCMUX2 — — OCMUXF[1:0] OCMUXE[1:0] OCMUXD[1:0] 09 STOPCR1 OC8 OC7 OC6 OC5 OC4 OC3 OC2 OC1 0A STOPCR2 — — — — — — OC10 OC9 0B GPIOCR1 GPIO1C[3:0] GPIO0C[3:0] 0C GPIOCR2 GPIO3C[3:0] GPIO2C[3:0] 0D GPIO0SS REG[4:0] BIT[2:0] 0E GPIO1SS REG[4:0] BIT[2:0] 0F GPIO2SS REG[4:0] BIT[2:0] 10 GPIO3SS REG[4:0] BIT[2:0] 11 I2CA — I2CA[6:0] Status Registers 30 ID1 IDU[7:0] 31 ID2 IDL[3:0] REV[3:0] 40 CFGSR CFGD — IF[1:0] TEST AC[2:0] |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |