Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

Preview PDF HTML

DS20006554A Datasheet(PDF) 85 Page - Microchip Technology

Part # DS20006554A
Description  1-APLL, 6- or 10-Output Any-to-Any Clock Multiplier and Frequency Synthesizer
PDF  94 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MICROCHIP [Microchip Technology]
Direct Link  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

DS20006554A Datasheet(HTML) 85 Page - Microchip Technology

Back Button DS20006554A Datasheet HTML 81Page - Microchip Technology DS20006554A Datasheet HTML 82Page - Microchip Technology DS20006554A Datasheet HTML 83Page - Microchip Technology DS20006554A Datasheet HTML 84Page - Microchip Technology DS20006554A Datasheet HTML 85Page - Microchip Technology DS20006554A Datasheet HTML 86Page - Microchip Technology DS20006554A Datasheet HTML 87Page - Microchip Technology DS20006554A Datasheet HTML 88Page - Microchip Technology DS20006554A Datasheet HTML 89Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 85 / 94 page
background image
ZL30260-ZL30263
Data Sheet
85
© 2021 Microchip Technology Inc.
DS20006554A
Table 20 - Electrical Characteristics: SPI Slave Interface Timing, Internal EEPROM
(ZL30261 and ZL30263 Only)
VDDIO = 3.3V±5% or 2.5V±5% or 1.8V±5%
Characteristics (Notes 1 to 4)
Symb
VDDIO 3.3V
VDDIO 2.5V
VDDIO 1.8V
Units
Min
Max
Min
Max
Min
Max
SCLK frequency
fBUS
7.7
4.5
4
MHz
SCLK cycle time
tCYC
130
220
240
ns
CSN setup to first SCLK edge
tSUC
50
100
100
ns
CSN hold time after last SCLK edge
tHDC
53
103
105
ns
CSN high time
tCSH
50
100
100
ns
SCLK high time
tCLKH
40
80
80
ns
SCLK low time
tCLKL
63
107
120
ns
MOSI data setup time
tSUI
11
21
25
ns
MOSI data hold time
tHDI
11
21
25
ns
MISO enable time from SCLK edge
tEN
0
0
0
ns
MISO disable time from CSN high
tDIS
22
22
25
ns
MISO data valid time
tDV
63
107
119
ns
MISO data hold time from SCLK edge
tHDO
0
0
0
ns
CSN, MOSI input rise time, fall time
tR, tF
10
10
10
ns
Note 1:
This timing applies (a) when EESEL=1 and (b) in direct EEPROM write mode (see section 5.11.2).
Note 2:
All timing is specified with 100pF load on all SPI pins.
Note 3:
All parameters in this table are guaranteed by design or characterization.
Note 4:
See timing diagram in Figure 18.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com