Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

DS20006554A Datasheet(PDF) 87 Page - Microchip Technology

Part # DS20006554A
Description  1-APLL, 6- or 10-Output Any-to-Any Clock Multiplier and Frequency Synthesizer
PDF  94 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MICROCHIP [Microchip Technology]
Direct Link  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

DS20006554A Datasheet(HTML) 87 Page - Microchip Technology

Back Button DS20006554A Datasheet HTML 83Page - Microchip Technology DS20006554A Datasheet HTML 84Page - Microchip Technology DS20006554A Datasheet HTML 85Page - Microchip Technology DS20006554A Datasheet HTML 86Page - Microchip Technology DS20006554A Datasheet HTML 87Page - Microchip Technology DS20006554A Datasheet HTML 88Page - Microchip Technology DS20006554A Datasheet HTML 89Page - Microchip Technology DS20006554A Datasheet HTML 90Page - Microchip Technology DS20006554A Datasheet HTML 91Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 87 / 94 page
background image
ZL30260-ZL30263
Data Sheet
87
© 2021 Microchip Technology Inc.
DS20006554A
Table 22 - Electrical Characteristics: I
2C Slave Interface Timing
VDDIO = 3.3V±5% or 2.5V±5% or 1.8V±5%
Characteristics
Symbol
Min.
Typ.
Max.
Units
Notes
SCL clock frequency
fSCL
400
kHz
Note 1
Hold time, START condition
tHD:STA
0.6
µs
Low time, SCL
tLOW
1.3
µs
High time, SCL
tHIGH
0.6
µs
Setup time, START condition
tSU:STA
0.6
µs
Data hold time
tHD:DAT
0
0.9
µs
Notes 2 and 3
Data setup time
tSU:DAT
100
ns
Rise time
tR
ns
Note 4
Fall time
tF
20 +
0.1Cb
300
ns
Cb is cap. of
one bus line
Setup time, STOP condition
tSU:STO
0.6
µs
Bus free time between STOP/START
tBUF
1.3
µs
Pulse width of spikes which must be
suppressed by the input filter
tSP
0
50
ns
Note 1:
The timing parameters in this table are specifically for 400kbps Fast Mode. Fast Mode devices are downward-compatible with
100kbps Standard Mode I2C bus timing. All parameters in this table are guaranteed by design or characterization. All values
referred to VIHmin and VILmax levels (see Table 7).
Note 2:
The device internally provides a hold time of at least 300ns for the SDA signal (referred to the VIHmin of the SCL signal) to bridge
the undefined region of the falling edge of SCL. Other devices must provide this hold time as well per the I2C specification.
Note 3:
The I2C specification indicates that the maximum tHD:DAT spec only has to be met if the device does not stretch the low period
(tLOW) of the SCL signal. The device does not stretch the low period of the SCL signal.
Note 4:
Determined by choice of pull-up resistor.
Figure 20 - I
2C Slave Interface Timing
SDA
SCL
S
tF
tHD:STA
tR
tLOW
tHD:DAT
tHIGH
tF
tSU:STA
Sr
tHD:STA
tSU:DAT
tSP
P
S
tSU:STO
tBUF



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com