| Electronic Components Datasheet Search |
|
DS20006554A Datasheet(PDF) 53 Page - Microchip Technology |
|
|
|||||||||||||||||||||||||||||
DS20006554A Datasheet(HTML) 53 Page - Microchip Technology |
|
53 / 94 page ![]() ZL30260-ZL30263 Data Sheet 53 © 2021 Microchip Technology Inc. DS20006554A Register Name: ACR4 Register Description: APLL Configuration Register 4 Register Address: 103h Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Name DECPH PDSS[2:0] INCPH PISS[2:0] Default 0 0 0 0 0 0 0 0 Bit 7: Decrement Phase (DECPH). When PDSS=000, this bit is the APLL phase decrement control signal. See section 5.5.9. Bits 6 to 4: Phase Decrement Source Select (PDSS[2:0]). This field specifies the APLL phase decrement control signal. Every low-to-high transition and every high-to-low transition of the si gnal decrements the APLL’s output phase. See section 5.5.9. 000 = DECPH bit 001 = GPIO0 010 = GPIO1 011 = GPIO2 100 = GPIO3 101 to 111 = {unused values} Bit 3: Increment Phase (INCPH). When PISS=000, this bit is the APLL phase increment control signal. See section 5.5.9. Bits 2 to 0: Phase Increment Source Select (PISS[2:0]). This field specifies the APLL phase increment control signal. Every low-to-high transition and every high-to-low transition of the si gnal increments the APLL’s output phase. See section 5.5.9. 000 = INCPH bit 001 = GPIO0 010 = GPIO1 011 = GPIO2 100 = GPIO3 101 to 111 = {unused values} Register Name: AFBDL Register Description: APLL Feedback Divider Write Length Register Address: 105h Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Name EXTFB FBSEL[1:0] RDCUR — AFBDL[2:0] Default 0 0 0 0 0 1 0 1 Bit 7: External Feedback Enable (EXTFB). 0 = Internal feedback through the APLL’s fractional feedback divider 1 = External feedback (typically for output vs. input phase alignment) Bits 6 to 5: External Feedback Select (FBSEL[1:0]). When EXTFB=1, this field specifies the external feedback path. 00 = from any OCx output through external path to IC1 input to APLL’s feedback input 01 = from any OCx output through external path to IC2 input to APLL’s feedback input 10 = from any OCx output through external path to IC3 input to APLL’s feedback input 11 = from OC1 output through internal (on-die) path to APLL’s feedback input |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |