Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

STC12LE5616AD Datasheet(PDF) 52 Page - STCmicro Technology Co,.Ltd

Part # STC12LE5616AD
Description  Enhanced 8051 Central Processing Unit ,1T per machine cycle, faster 8~12 times than the rate of a standard 8051.
PDF  377 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STC [STCmicro Technology Co,.Ltd]
Direct Link  http://www.stcmicro.com/
Logo STC - STCmicro Technology Co,.Ltd

STC12LE5616AD Datasheet(HTML) 52 Page - STCmicro Technology Co,.Ltd

Back Button STC12LE5616AD Datasheet HTML 48Page - STCmicro Technology Co,.Ltd STC12LE5616AD Datasheet HTML 49Page - STCmicro Technology Co,.Ltd STC12LE5616AD Datasheet HTML 50Page - STCmicro Technology Co,.Ltd STC12LE5616AD Datasheet HTML 51Page - STCmicro Technology Co,.Ltd STC12LE5616AD Datasheet HTML 52Page - STCmicro Technology Co,.Ltd STC12LE5616AD Datasheet HTML 53Page - STCmicro Technology Co,.Ltd STC12LE5616AD Datasheet HTML 54Page - STCmicro Technology Co,.Ltd STC12LE5616AD Datasheet HTML 55Page - STCmicro Technology Co,.Ltd STC12LE5616AD Datasheet HTML 56Page - STCmicro Technology Co,.Ltd Next Button
Zoom Inzoom in Zoom Outzoom out
 52 / 377 page
background image
WDT_CONTR: Watch-Dog-Timer Control Register
SFR name
Address
bit
B7
B6
B5
B4
B3
B2
B1
B0
WDT_CONTR 0E1H
name WDT_FLAG -
EN_WDT CLR_WDT IDLE_WDT PS2 PS1 PS0
WDT_FLAG : WDT reset flag.
0 : This bit should be cleared by software.
1 : When WDT overflows, this bit is set by hardware to indicate a WDT reset happened.
EN_WDT
: Enable WDT bit. When set, WDT is started.
CLR_WDT : WDT clear bit. When set, WDT will recount. Hardware will automatically clear this bit.
IDLE_WDT : WDT IDLE mode bit. When set, WDT is enabled in IDLE mode. When clear, WDT is disabled in
IDLE.
PS2, PS1, PS0 : WDT Pre-scale value set bit.
Pre-scale value of Watchdog timer is shown as the bellowed table :
PS2
PS1
PS0
Pre-scale
WDT overflow Time @20MHz
0
0
0
2
39.3 mS
0
0
1
4
78.6 mS
0
1
0
8
157.3 mS
0
1
1
16
314.6 mS
1
0
0
32
629.1 mS
1
0
1
64
1.25 S
1
1
0
128
2.5 S
1
1
1
256
5 S
2.3.6 Watch-Dog-Timer
The watch dog timer in STC12C5620AD consists of an 8-bit pre-scaler timer and an 15-bit timer. The timer is
one-time enabled by setting EN_WDT(WDT_CONTR.5). Clearing EN_WDT can stop WDT counting. When
the WDT is enabled, software should always reset the timer by writing 1 to CLR_WDT bit before the WDT
overflows. If STC12C5620AD series MCU is out of control by any disturbance, that means the CPU can not run
the software normally, then WDT may miss the "writting 1 to CLR_WDT" and overflow will come. An overflow
of Watch-Dog-Timer will generate a internal reset.
1/256
1/128
1/64
1/32
1/16
1/8
1/4
1/2
8-bit prescalar
15-bit timer
WDT_FLAG
-
EN_WDT CLR_WDT IDLE_WDT PS2 PS1 PS0
SYSclk/12
IDL/PCON.0
WDT_CONTR
WDT Structure
WDT Reset
52



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com