Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

Preview PDF HTML

STC12LE5616AD Datasheet(PDF) 98 Page - STCmicro Technology Co,.Ltd

Part # STC12LE5616AD
Description  Enhanced 8051 Central Processing Unit ,1T per machine cycle, faster 8~12 times than the rate of a standard 8051.
PDF  377 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STC [STCmicro Technology Co,.Ltd]
Direct Link  http://www.stcmicro.com/
Logo STC - STCmicro Technology Co,.Ltd

STC12LE5616AD Datasheet(HTML) 98 Page - STCmicro Technology Co,.Ltd

Back Button STC12LE5616AD Datasheet HTML 94Page - STCmicro Technology Co,.Ltd STC12LE5616AD Datasheet HTML 95Page - STCmicro Technology Co,.Ltd STC12LE5616AD Datasheet HTML 96Page - STCmicro Technology Co,.Ltd STC12LE5616AD Datasheet HTML 97Page - STCmicro Technology Co,.Ltd STC12LE5616AD Datasheet HTML 98Page - STCmicro Technology Co,.Ltd STC12LE5616AD Datasheet HTML 99Page - STCmicro Technology Co,.Ltd STC12LE5616AD Datasheet HTML 100Page - STCmicro Technology Co,.Ltd STC12LE5616AD Datasheet HTML 101Page - STCmicro Technology Co,.Ltd STC12LE5616AD Datasheet HTML 102Page - STCmicro Technology Co,.Ltd Next Button
Zoom Inzoom in Zoom Outzoom out
 98 / 377 page
background image
Bytes:
1
Cycles:
1
Encoding:
1 1 0 1
0 1 0 0
Operation:
DA
-contents of Accumulator are BCD
IF
[[(A
3-0) > 9] V [(AC) = 1]]
THEN(A
3-0) ← (A
← (A
(A
3-0) + 6
AND
IF
[[(A
7-4) > 9] V [(C) = 1]]
THEN (A
7-4) ← (A
← (A
(A
7-4) + 6
DEC byte
Function:
Decrement
Description:
The variable indicated is decremented by 1. An original value of 00H will underflow to
0FFH.
No flags are affected. Four operand addressing modes are allowed: accumulator, register,
direct, or register-indirect.
Note: When this instruction is used to modify an output port, the value used as the original
port data will be read from the output data latch, not the input pins.
Example:
Register 0 contains 7FH (01111111B). Internal RAM locations 7EH and 7FH contain 00H
and 40H, respectively. The instruction sequence,
DEC @R0
DEC
R0
DEC @R0
will leave register 0 set to 7EH and internal RAM locations 7EH and 7FH set to 0FFH and
3FH.
DEC
A
Bytes:
1
Cycles:
1
Encoding:
0 0 0 1
0 1 0 0
Operation:
DEC
(A)←(A)
←(A)
(A)
DEC
Rn
Bytes:
1
Cycles:
1
Encoding:
0 0 0 1
1 r r r
Operation:
DEC
(Rn)←(Rn) - 1
←(Rn) - 1
(Rn) - 1
98



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com