| Electronic Components Datasheet Search |
|
STC12LE5616AD Datasheet(PDF) 8 Page - STCmicro Technology Co,.Ltd |
|
|
|||||||||||||||||||||||||||||
STC12LE5616AD Datasheet(HTML) 8 Page - STCmicro Technology Co,.Ltd |
|
8 / 377 page ![]() 1.2 Block diagram The CPU kernel of STC12C5620AD is fully compatible to the standard 8051 microcontroller, maintains all instruction mnemonics and binary compatibility. With some great architecture enhancements, STC12C5620AD executes the fastest instructions per clock cycle. Improvement of individual programs depends on the actual instructions used. STC12C5620AD Block Diagram RAM 256B RAM ADDR Register FLASH Program Counter PCA (4-channel) SPI B Register ACC TMP2 TMP1 Stack Pointer ALU PSW WDT Control Unit XTAL2 XTAL1 RESET AUX-RAM 512B ISP/IAP Address Generator Timer 0/1 Enhanced UART LVD/LVR Port 0,2,3 Latch Port 0,2,3 Driver P0,P2,P3 Port1 Latch Port 1 Driver P1.0 ~ P1.7 ADC P1.0 ~ P1.7 8 8 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |