Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

TMP89FS60 Datasheet(PDF) 148 Page - Toshiba Semiconductor

Part # TMP89FS60
Description  8 Bit Microcontroller
PDF  410 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TOSHIBA [Toshiba Semiconductor]
Direct Link  http://www.semicon.toshiba.co.jp/eng
Logo TOSHIBA - Toshiba Semiconductor

TMP89FS60 Datasheet(HTML) 148 Page - Toshiba Semiconductor

Back Button TMP89FS60 Datasheet HTML 144Page - Toshiba Semiconductor TMP89FS60 Datasheet HTML 145Page - Toshiba Semiconductor TMP89FS60 Datasheet HTML 146Page - Toshiba Semiconductor TMP89FS60 Datasheet HTML 147Page - Toshiba Semiconductor TMP89FS60 Datasheet HTML 148Page - Toshiba Semiconductor TMP89FS60 Datasheet HTML 149Page - Toshiba Semiconductor TMP89FS60 Datasheet HTML 150Page - Toshiba Semiconductor TMP89FS60 Datasheet HTML 151Page - Toshiba Semiconductor TMP89FS60 Datasheet HTML 152Page - Toshiba Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 148 / 410 page
background image
Page 134
11. Divider Output (DVO)
11.2 Control
TMP89FS60
RA001
The divider output is enabled by setting DVOCR<DVOEN> to "1". Then, The rectangular waves selected by
DVOCR<DVOCK> is output from DVO pin.
It is disabled by clearing DVOVR<DVOEN> to "0". And DVO pin keeps "H" level.
When the operation is changed to STOP or IDLE0/SLEEP0 mode, DVOCR<DVOEN> is cleared to "0" and
the DVO pin outputs the "H" level.
The divider output source clock operates, regardless of the value of DVOCR<DVOEN>.
Therefore, the frequency of the first divider output after DVOCR<DVOEN> is set to "1" is not the frequency
set at DVOCR<DVOCK>.
When the operation is changed to the software, STOP or IDLE0/SLEEP0 mode is activated and
DVOCR<DVOEN> is cleared to "0", the frequency of the divider output is not the frequency set at
DVOCR<DVOCK>.
Figure 11-2 Divider Output Timing
When the operation is changed from NORMAL mode to SLOW mode or from SLOW mode to NORMAL
mode, the divider output frequency does not reach the expected value due to synchronization of the gear clock
(fcgck) and the low-frequency clock (fs).
Example: 1.953 kHz pulse output (fcgck = 8.0 MHz)
LD
(DVOCR), 00000100B
; DVOCK
← "00", DVOEN ← "1"
Table 11-1 Divider Output Frequency (Example: fcgck = 8.0 MHz, fs = 32.768 kHz)
DVOCK
Divider output frequency [Hz]
NORMAL 1/2, IDLE 1/2 mode
SLOW1/2, SLEEP1
mode
DV9CK = 0
DV9CK = 1
00
1.953 k
1.024 k
1.024 k
01
3.906 k
2.048 k
2.048 k
10
7.813 k
4.096 k
4.096 k
11
15.625 k
Reserved
Reserved
TBTCR<DVOEN>
Divider output timing chart
DVO output



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com