Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

TMP89FS60 Datasheet(PDF) 224 Page - Toshiba Semiconductor

Part # TMP89FS60
Description  8 Bit Microcontroller
PDF  410 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TOSHIBA [Toshiba Semiconductor]
Direct Link  http://www.semicon.toshiba.co.jp/eng
Logo TOSHIBA - Toshiba Semiconductor

TMP89FS60 Datasheet(HTML) 224 Page - Toshiba Semiconductor

Back Button TMP89FS60 Datasheet HTML 220Page - Toshiba Semiconductor TMP89FS60 Datasheet HTML 221Page - Toshiba Semiconductor TMP89FS60 Datasheet HTML 222Page - Toshiba Semiconductor TMP89FS60 Datasheet HTML 223Page - Toshiba Semiconductor TMP89FS60 Datasheet HTML 224Page - Toshiba Semiconductor TMP89FS60 Datasheet HTML 225Page - Toshiba Semiconductor TMP89FS60 Datasheet HTML 226Page - Toshiba Semiconductor TMP89FS60 Datasheet HTML 227Page - Toshiba Semiconductor TMP89FS60 Datasheet HTML 228Page - Toshiba Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 224 / 410 page
background image
Page 210
16. Asynchronous Serial Interface (UART)
16.2 Control
TMP89FS60
RA001
Note 1: fcgck, Gear clock; fs, Low-frequency clock
Note 2: If the TXE or RXE bit is set to "0" during the transmission or receiving of data, the operation is not disabled until the data
transfer is completed. At this time, the data stored in the transmit data buffer is discarded.
Note 3: EVEN, PE and BRG settings are common to transmission and receiving.
Note 4: Set RXE and TXE to "0" before changing BRG.
Note 5: When BRG is set to the TCA0 output, the RT clock becomes asynchronous and the start bit of the transmitted/received
data may get shorter by a maximum of (UART0DR+1)/(Transfer base clock frequency)[s].
If the pin is not used for the TCA0 output, control the TCA0 output by using the port function control register.
Note 6: To prevent STOPBT, EVEN, PE, IRDASEL and BRG from being changed accidentally during the UART communication,
the register cannot be rewritten during the UART operation. For details, refer to "16.4 Protection to Prevent UART0CR1
and UART0CR2 Registers from Being Changed".
Note 7: When the STOP, IDLE0 or SLEEP0 mode is activated, TXE and RXE are cleared to "0" and the UART stops. Other bits
keep their values.
UART0 control register 1
UART0CR1
76543210
(0x001A)
Bit Symbol
TXE
RXE
STOPBT
EVEN
PE
IRDASEL
BRG
-
Read/Write
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R
After reset
00000000
TXE
Transmit operation
0:
1:
Disable
Enable
RXE
Receive operation
0:
1:
Disable
Enable
STOPBT
Transmit stop bit length
0:
1:
1 bit
2 bits
EVEN
Parity selection
0:
1:
Odd-numbered parity
Even-numbered parity
PE
Parity addition
0:
1:
No parity
Parity added
IRDASEL
TXD pin output selection
0:
1:
UART output
IrDA output
BRG
Transfer base clock selection
When SYSCR2<SYSCK> is "0"
When SYSCR2<SYSCK> is "1"
0:
fcgck
fs
1:
TCA0 output



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com