TMP89FS60 datasheet(257/410 Pages) TOSHIBA

257 / 410 page

Page 243

TMP89FS60

RA001

17.4 Functions

17.4.1 Transfer format

The transfer format can be set to either MSB or LSB first by using SIO0CR<SIODIR>. Setting

SIO0CR<SIODIR> to "0" selects LSB first as the transfer format. In this case, the serial data is transferred in

sequence from the least significant bit.

Setting SIO0CR<SIODIR> to "1" selects MSB first as the transfer format. In this case, the serial data is

transferred in sequence from the most significant bit.

17.4.2 Serial clock

The serial clock can be selected by using SIO0CR<SIOCKS>.

Setting SIO0CR<SIOCKS> to "000" to "110" selects the internal clock as the serial clock. In this case, the

serial clock is output from the SCLK0 pin. The serial data is transferred in synchronization with the edge of the

SCLK0 pin output.

Setting SIO0CR<SIOCKS> to "111" selects an external clock as the serial clock. In this case, an external

serial clock must be input to the SCLK0 pin. The serial data is transferred in synchronization with the edge of

the external clock.

The serial data transfer edge can be selected for both the external and internal clocks. For details, refer to

"17.4.3 Transfer edge selection".

17.4.3 Transfer edge selection

The serial data transfer edge can be selected by using SIOCR<SIOEDG>.

When SIOCR<SIOEDG> is "0", the data is transmitted in synchronization with the falling edge of the clock

and the data is received in synchronization with the rising edge of the clock.

When SIOCR<SIOEDG> is "1", the data is transmitted in synchronization with the rising edge of the clock

and the data is received in synchronization with the falling edge of the clock.

Table 17-3 Transfer Baud Rate

SIO0CR

Serial clock [Hz]

fcgck=1MHz

fcgck=4MHz

fcgck=8MHz

fs=32.768kHz

NORMAL1/2 or

IDLE1/2 mode

SLOW1/2 or

SLEEP1 mode

1-bit time

(

µs)

Baud rate

(bps)

1-bit time

(

µs)

Baud rate

(bps)

1-bit time

(

µs)

Baud rate

(bps)

1-bit time

(

µs)

Baud rate

(bps)

000

fcgck/29

512

1.953k

128

7.813k

15.625k

001

fcgck/26

15.625k

62.5k

125k

010

fcgck/25

31.25k

125k

250k

011

fcgck/24

62.5k

250k

500k

100

fcgck/23

125k

500k

101

fcgck/22

250k

0.5

110

fcgck/2

fs/23

500k

0.5

0.25

244

Table 17-4 Transfer Edge Selection

SIO0CR<SIOEDG>

Data transmission

Data reception

Falling edge

Rising edge

Falling edge

TMP89FS60 Datasheet(PDF) 257 Page - Toshiba Semiconductor

TMP89FS60 Datasheet(HTML) 257 Page - Toshiba Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL