Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

R7F100LLL3CFB Datasheet(PDF) 121 Page - Renesas Technology Corp

Part # R7F100LLL3CFB
Description  RENESAS MCU
PDF  148 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

R7F100LLL3CFB Datasheet(HTML) 121 Page - Renesas Technology Corp

Back Button R7F100LLL3CFB Datasheet HTML 117Page - Renesas Technology Corp R7F100LLL3CFB Datasheet HTML 118Page - Renesas Technology Corp R7F100LLL3CFB Datasheet HTML 119Page - Renesas Technology Corp R7F100LLL3CFB Datasheet HTML 120Page - Renesas Technology Corp R7F100LLL3CFB Datasheet HTML 121Page - Renesas Technology Corp R7F100LLL3CFB Datasheet HTML 122Page - Renesas Technology Corp R7F100LLL3CFB Datasheet HTML 123Page - Renesas Technology Corp R7F100LLL3CFB Datasheet HTML 124Page - Renesas Technology Corp R7F100LLL3CFB Datasheet HTML 125Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 121 / 148 page
background image
RL78/L23
2. Electrical Characteristics
R01DS0502EJ0110 Rev.1.10
Page 121 of 145
Oct 31, 2025
2.6.4
Comparator characteristics
Note
The internal reference voltage can be selected as comparator reference voltage only when 1.8 V ≤ VDD ≤ 5.5 V.
(TA = -40 to +105°C, 1.6 V ≤ VDD ≤ 5.5 V, VSS = EVSS = 0 V)
Item
Symbols
Conditions
Min.
Typ.
Max.
Unit
Input voltage range
IVREF
Input to the IVREF0 and IVREF1 pins
C0LVL = 0, C1LVL = 0
0VDD -1.4
V
Input to the IVREF0 and IVREF1 pins
C0LVL = 1, C1LVL = 1
1.4
VDD
V
IVCMP
Input to the IVCMP0 and IVCMP1 pins
-0.3
VDD +0.3
V
Output delay
td
VDD = 3.0 V,
Input slew rate > 1 V/µs
High-speed mode
1.5
µs
Low-speed mode
3.0
µs
Offset voltage
VIOCMP
High-speed mode
50
mV
Low-speed mode
40
mV
Operation stabilization
wait time
tCMP
30
µs
Internal reference
voltageNote
VBGR2
Internal reference voltage
1.4
1.6
V
VDA2
D/A converter output 2
+ comparator offset voltage
1.8 V ≤ VDD ≤ 5.5 V
VDD ×
(DACS2)/
256 +
VIOCMP
V
D/A converter channel
2 settling time
tSET2
When changing the DACS2
settings
2.7 V ≤ VDD ≤ 5.5
3
µs
1.6 V ≤ VDD ≤ 5.5 V
6
µs



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com