TLE8262E datasheet(71/93 Pages) INFINEON

71 / 93 page

Data Sheet

Rev. 1.0, 2009-03-31

TLE8262E

Serial Peripheral Interface

15.1

SPI Description

The 16-bit wide Control Input Word is read via the data input SDI, which is synchronized with the clock input CLK

supplied by the microcontroller. The output word appears synchronously at the data output SDO (see Figure 34).

The transmission cycle begins when the chip is selected by the input CSN (Chip Select Not), LOW active. After

the CSN input returns from LOW to HIGH, the word that has been read in becomes the new control word. The

SDO output switches to tri-state status (high impedance) at this point, thereby releasing the SDO bus for other use.

The state of SDI is shifted into the input register with every falling edge on CLK. The state of SDO is shifted out of

the output register after every rising edge on CLK. The number of received input clocks is supervised by a

modulo-16 operation and the Input / Control Word is discarded in case of a mismatch. This error is flagged in the

following SPI output by a “HIGH” at the data output (SDO pin, bit FO) before the first rising edge of the clock is

received. The SPI of the SBC is not daisy chain capable.

Figure 34

SPI Data Transfer Timing

15.2

Corrupted data in the SPI data input

When the microcontroller send a wrong SPI command to the SBC, the SBC ignores the information. Wrong SPI

command can be either a number of bits different of 16, the mode selection (MS2..0) = 000 or requesting to go to

an SBC mode which is not allowed by the state machine, for example from SBC Stop Mode to SBC SW Flash

Mode. In that case, an interrupt is generated (if not inhibited) and the bit SPI Fail is set. Since the SPI data is

corrupted, the next SPI output data will remain the former one (the information is then repeated).

1 2 3 4 5 6 7 8 9 10

0 1 2 3 4 5 6

11 12 13 14

7 8 9 10

CSN high to low: SDO is enabled. Status information transferred to output shift register

CSN low to high: data from shift register is transferred to output functions

SDI: will accept data on the falling edge of CLK signal

SDO: will change state on the rising edge of CLK signal

Actual status

11 12 13 14

Actual data

New data

New status

SDO

SDI

CSN

CLK

time

TLE8262E Datasheet(PDF) 71 Page - Infineon Technologies AG

TLE8262E Datasheet(HTML) 71 Page - Infineon Technologies AG

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93

Datasheet Download

Link URL