MC68HC705P9CS datasheet(36/160 Pages) FREESCALE

36 / 160 page

Memory

Technical Data

MC68HC705P9 — Rev. 4.0

Memory

MOTOROLA

3.5 RAM

The 128 addresses from $0080–$00FF are RAM locations. The CPU

uses the top 64 RAM addresses, $00C0–$00FF, as the stack. Before

processing an interrupt, the CPU uses five bytes of the stack to save the

contents of the CPU registers. During a subroutine call, the CPU uses

two bytes of the stack to store the return address. The stack pointer

decrements when the CPU stores a byte on the stack and increments

when the CPU retrieves a byte from the stack.

NOTE:

Be careful when using nested subroutines or multiple interrupt levels.

The CPU may overwrite data in the RAM during a subroutine or during

the interrupt stacking operation.

$001D

ADC Data Register

(ADDR)

See page 136.

Read:

Bit 7

6543

Bit 0

Write:

Reset:

Unaffected by reset

$001E

ADC Status/Control Register

(ADSCR)

See page 134.

Read:

CCF

ADRC

ADON

CH2

CH1

CH0

Write:

Reset:

00000

000

$001F

Reserved Read:

RRRR

$0900

Mask Option Register

(MOR)

See page 42.

Read:

00000

SIOP

IRQ

COPE

Write:

Reset:

Unaffected by reset

$1FF0

COP Register

(COPR)

See page 97.

Read:

RRRR

RRR

COPC

Write:

Reset:

Unaffected by reset

Addr.

Name

Bit 7

6543

Bit 0

= Unimplemented

R = Reserved

U = Unaffected

Figure 3-2. I/O Register Summary (Sheet 4 of 4)

Freescale Semiconductor, Inc.

For More Information On This Product,

Go to: www.freescale.com

MC68HC705P9CS Datasheet(PDF) 36 Page - Freescale Semiconductor, Inc

MC68HC705P9CS Datasheet(HTML) 36 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL