MC68HC705P9CS datasheet(42/160 Pages) FREESCALE

42 / 160 page

Memory

Technical Data

MC68HC705P9 — Rev. 4.0

Memory

MOTOROLA

3.7 Mask Option Register

The mask option register (MOR) is an EPROM/OTPROM byte that is

programmable only with the bootloader function. The MOR controls:

•

LSB first or MSB first SIOP data transfer

•

Edge-triggered or edge- and level-triggered external interrupt pin

•

Enabled or disabled COP watchdog

To program the MOR, use the 5-step procedure given in 3.6.1.1 EPROM

Programming Register. Write to address $0900 in step 3.

SIOP — Serial I/O Port

The SIOP bit controls the shift direction into and out of the SIOP shift

1 = SIOP data transferred LSB first (bit 0 first)

0 = SIOP data transferred MSB first (bit 7 first)

IRQ — Interrupt Request

The IRQ bit makes the external interrupt function of the IRQ/VPP pin

level-triggered as well as edge-triggered.

1 = IRQ/VPP pin negative-edge triggered and low-level triggered

0 = IRQ/VPP pin negative-edge triggered only

COPE — COP Enable

COPE enables the COP watchdog. In applications that have wait

cycles longer than the COP watchdog timeout period, the COP

watchdog can be disabled by not programming the COPE bit to logic

one.

1 = COP watchdog enabled

0 = COP watchdog disabled

$0900

Bit 7

Bit 0

Read:

SIOP

IRQ

COPE

Write:

Reset:

Unaffected by reset

Erased:

= Unimplemented

Figure 3-5. Mask Option Register (MOR)

Freescale Semiconductor, Inc.

For More Information On This Product,

Go to: www.freescale.com

MC68HC705P9CS Datasheet(PDF) 42 Page - Freescale Semiconductor, Inc

MC68HC705P9CS Datasheet(HTML) 42 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL